Panasonic MN103S User Manual page 271

Panaxseries
Hide thumbs Also See for MN103S:
Table of Contents

Advertisement

Timer 11 Compare/Capture B Mode Register (TM11MDB: 0x0000A265) [8-bit Access Register]
bp
7
6
Flag
TM
TM
BM1
BM0
At reset
0
0
Access
R/W
R/W
bp
Flag
Description
Timer compare/capture B operation
mode selection
TMBM1
7-6
TMBM0
Timer B pin polarity selection
5
TMBEG
Timer capture B operation enable
4
TMBCE
3-2
-
-
Timer B output waveform selection
TMB01
1-0
TMB00
5
4
3
2
TM
TM
-
-
BEG
BCE
0
0
0
0
R/W
R/W
R
R
1
0
TM
TM
B01
B00
0
0
R/W
R/W
Setting condition
00: Compare register (double buffer)
01: Compare register (single buffer)
10: Capture register ( single-edge operation)
Capture at the edge selected by timer B pin polarity selection bit.
11: Capture register ( both-edge operation)
Selection by timer B pin polarity selection is ignored.
0
Capture
Count source
Pin output
1
Capture
Count source
Pin output
0: Capture operation disabled (pin input is ignored)
1: Capture operation enabled
-
00: Set when TMBC and TMCB match, reset when TMBC and
TMCA match
01: Set when TMBC and TMCB match, reset when TMBC overflows
10: Set when TMBC and TMCB match (reset only when timer is ini-
tialized)
11: Timer output (output is inverted when TMBC and TMCB match)
Rising edge (when single edge is
selected)
Rising edge (when single edge is
selected)
Positive polarity output
"L" level when reset, "H" level when
set
Falling edge (when single edge is
selected)
Falling edge (when single edge is
selected)
Negative polarity output
"H" level when reset, "L" level when
set
Control registers
Chapter 9
16-bit Timer
IX - 35

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn103sa7dMn103sa7g

Table of Contents