Panasonic MN103S User Manual page 431

Panaxseries
Hide thumbs Also See for MN103S:
Table of Contents

Advertisement

A/D2 Conversion Data Buffer 12 (AN2BUF12: 0x0000A4A8) [16-bit Access Register]
bp
15
14
Flag
-
-
At reset
0
0
Access
R
R
bp
Flag
Description
15-10
-
-
AN2BUF129
A/D2 conversion result of ADIN12 pin
9-0
to
AN2BUF120
A/D2 Conversion Data Buffer 13 (AN2BUF13: 0x0000A4AC) [16-bit Access Register]
bp
15
14
Flag
-
-
At reset
0
0
Access
R
R
bp
Flag
Description
15-10
-
-
AN2BUF139
A/D2 conversion result of ADIN13 pin
9-0
to
AN2BUF130
A/D2 Conversion Data Buffer 14 (AN2BUF14: 0x0000A4B0) [16-bit Access Register]
bp
15
14
Flag
-
-
At reset
0
0
Access
R
R
bp
Flag
Description
15-10
-
-
AN2BUF149
A/D2 conversion result of ADIN14 pin
9-0
to
AN2BUF140
13
12
11
10
AN2
-
-
-
-
BUF
129
0
0
0
0
R
R
R
R
13
12
11
10
AN2
-
-
-
-
BUF
139
0
0
0
0
R
R
R
R
13
12
11
10
AN2
-
-
-
-
BUF
149
0
0
0
0
R
R
R
R
9
8
7
6
AN2
AN2
AN2
AN2
BUF
BUF
BUF
BUF
128
127
126
125
×
×
×
×
R
R
R
R
Setting condition
-
A/D2 conversion result of ADIN12 pin
9
8
7
6
AN2
AN2
AN2
AN2
BUF
BUF
BUF
BUF
138
137
136
135
×
×
×
×
R
R
R
R
Setting condition
-
A/D2 conversion result of ADIN13 pin
9
8
7
6
AN2
AN2
AN2
AN2
BUF
BUF
BUF
BUF
148
147
146
145
×
×
×
×
R
R
R
R
Setting condition
-
A/D2 conversion result of ADIN14 pin
5
4
3
2
AN2
AN2
AN2
AN2
BUF
BUF
BUF
BUF
124
123
122
121
×
×
×
×
R
R
R
R
5
4
3
2
AN2
AN2
AN2
AN2
BUF
BUF
BUF
BUF
134
133
132
131
×
×
×
×
R
R
R
R
5
4
3
2
AN2
AN2
AN2
AN2
BUF
BUF
BUF
BUF
144
143
142
141
×
×
×
×
R
R
R
R
Control Registers
Chapter 14
A/D Converter
1
0
AN2
BUF
120
×
×
R
R
1
0
AN2
BUF
130
×
×
R
R
1
0
AN2
BUF
140
×
×
R
R
XIV - 25

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn103sa7dMn103sa7g

Table of Contents