Panasonic MN103S User Manual page 424

Panaxseries
Hide thumbs Also See for MN103S:
Table of Contents

Advertisement

Chapter 14
A/D Converter
A/D0 Conversion Data Buffer 3 (AN0BUF03: 0x0000A41C) [16-bit Access Register]
bp
15
Flag
-
At reset
0
Access
R
bp
Flag
15-10
-
AN0BUF39
9-0
to
AN0BUF30
A/D0 Conversion Data Buffer 4 (AN0BUF04: 0x0000A420) [16-bit Access Register]
bp
15
Flag
-
At reset
0
Access
R
bp
Flag
15-10
-
AN0BUF49
9-0
to
AN0BUF40
A/D0 Conversion Data Buffer 5 (AN0BUF05: 0x0000A424) [16-bit Access Register]
bp
15
Flag
-
At reset
0
Access
R
bp
Flag
15-10
-
AN0BUF59
9-0
to
AN0BUF50
XIV - 18
Control Registers
14
13
12
11
-
-
-
-
0
0
0
0
R
R
R
R
Description
-
A/D0 conversion result of ADIN03 pin
14
13
12
11
-
-
-
-
0
0
0
0
R
R
R
R
Description
-
A/D0 conversion result of ADIN04 pin
14
13
12
11
-
-
-
-
0
0
0
0
R
R
R
R
Description
-
A/D0 conversion result of ADIN05 pin
10
9
8
7
AN0
AN0
AN0
AN0
-
BUF
BUF
BUF
BUF
39
38
37
×
×
×
0
R
R
R
R
Setting condition
-
A/D0 conversion result of ADIN03 pin
10
9
8
7
AN0
AN0
AN0
AN0
-
BUF
BUF
BUF
BUF
49
48
47
×
×
×
0
R
R
R
R
Setting condition
-
A/D0 conversion result of ADIN04 pin
10
9
8
7
AN0
AN0
AN0
AN0
-
BUF
BUF
BUF
BUF
59
58
57
×
×
×
0
R
R
R
R
Setting condition
-
A/D0 conversion result of ADIN05 pin
6
5
4
3
AN0
AN0
AN0
AN0
BUF
BUF
BUF
BUF
36
35
34
33
×
×
×
×
R
R
R
R
6
5
4
3
AN0
AN0
AN0
AN0
BUF
BUF
BUF
BUF
46
45
44
43
×
×
×
×
R
R
R
R
6
5
4
3
AN0
AN0
AN0
AN0
BUF
BUF
BUF
BUF
56
55
54
53
×
×
×
×
R
R
R
R
2
1
0
AN0
AN0
BUF
BUF
32
31
30
×
×
×
R
R
R
2
1
0
AN0
AN0
BUF
BUF
42
41
40
×
×
×
R
R
R
2
1
0
AN0
AN0
BUF
BUF
52
51
50
×
×
×
R
R
R

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn103sa7dMn103sa7g

Table of Contents