Rom Correction Address Registers - Panasonic MN103S User Manual

6.2.3

ROM Correction Address Registers

Each of these registers specifies the address (channel number) at which ROM correction is to be performed. Data
can be written only when the RCRWE flag in the ROM correction control register (RCRCTR) is "1".
ROM Correction 0 Address Register (RCROAR: 0x7FF00100) [32-bit access register]
bp 31 30
Flag RC0 -
CEN
At reset 0 0
Access R/W R
bp 15 14
Flag RC0 RC0
AD15 AD14
At reset x x
Access R/W R/W
bp Flag Description
ROM correction channel o enable
31 RC0CEN
30-20 - -
RC0AD19 ROM correction channel 0 address
19-0 to
RC0AD0
ROM Correction 1 Address Register (RCR1AR: 0x7FF00110) [32-bit access register]
bp 31 30
Flag RC1 -
CEN
At rest 0 0
Access R/W R
bp 15 14
Flag RC1 RC1
AD15 AD14
At reset x x
Access R/W R/W
bp Flag Description
ROM correction channel 1 enable
31 RC1CEN
30-20 - -
RC1AD19 ROM correction channel 1 address
19-0 to
RC1AD0
29 28 27 26
- - - -
0 0 0 0
R R R R
13 12 11 10
RC0 RC0 RC0 RC0
AD13 AD12 AD11 AD10
x x x x
R/W R/W R/W R/W
29 28 27 26
- - - -
0 0 0 0
R R R R
13 12 11 10
RC1 RC1 RC1 RC1
AD13 AD12 AD11 AD10
x x x x
R/W R/W R/W R/W
25 24 23 22
- - - -
0 0 0 0
R R R R
9 8 7 6
RC0 RC0 RC0 RC0
AD9 AD8 AD7 AD6
x x x x
R/W R/W R/W R/W
Set condition
0: ROM correction disabled
1: ROM correction enabled
-
These bits specify the lower 20 bits of the ROM address subject to
ROM correction. 8 bytes of data from the above ROM address to
(ROM address + 7) are subject to ROM correction.
25 24 23 22
- - - -
0 0 0 0
R R R R
9 8 7 6
RC1 RC1 RC1 RC1
AD9 AD8 AD7 AD6
x x x x
R/W R/W R/W R/W
Set condition
0: ROM correction disabled
1: ROM correction enabled
-
These bits specify the lower 20 bits of the ROM address subject to
ROM correction. 8 bytes of data from the above ROM address to
(ROM address + 7) are subject to ROM correction.
21 20 19 18
- - RC0 RC0
AD19 AD18 AD17
0 0 x x
R R R/W R/W
5 4 3 2
RC0 RC0 RC0 RC0
AD5 AD4 AD3 AD2
x x x x
R/W R/W R/W R/W
21 20 19 18
- - RC1 RC1
AD19 AD18
0 0 x x
R R R/W R/W
5 4 3 2
RC1 RC1 RC1 RC1
AD5 AD4 AD3 AD2
x x x x
R/W R/W R/W R/W
ROM Correction Control Registers
Chapter 6
ROM Correction
17 16
RC0 RC0
AD16
x x
R/W R/W
1 0
RC0 RC0
AD1 AD0
x x
R/W R/W
17 16
RC1 RC1
AD17 AD16
x x
R/W R/W
1 0
RC1 RC1
AD1 AD0
x x
R/W R/W
VI - 5