Xilinx ZCU106 User Manual page 25

The top-level block diagram is shown in
X-Ref Target - Figure 3-1
Processing System
RPU
Cortex-R5
32 KB I/D
128 KB TCM
Low Power Switch
RGMII
4 x 1GE
ULPI
2 x USB 3.0
NAND x8
ONFI 3.1
2 x SD3.0/
eMMC4.51
Quad-SPI
2 x CAN
2 x UART
SYSMON
CSU
SHA3
AES-GCM
RSA
Battery
Low Power
Power
ZCU106 Board User Guide
UG1244 (v1.0) March 28, 2018
APU
GIC
Cortex-A53
32 KB I/D
Cortex-R5
32 KB I/D
128 KB TCM
ACP
256 KB
OCM
x 8
2 x SPI
2 x I2C
LPD-DMA
GPIOs
PMU
Processor
BPU
System
DDRC (DDR4/3/3L, LPDDR3/4)
128 KB RAM
Full Power
Figure 3-1: Top-Level Block Diagram
www.xilinx.com
Chapter 3: Board Component Descriptions
Figure 3-1.
GIC
Cortex-A53 Cortex-A53 Cortex-A53
32 KB I/D 32 KB I/D 32 KB I/D
SCU
1 MB L2
SMMU/CCI
Central
Switch
FPD-DMA
GFC
To ACP
32-bit/64-bit
M S
64-bit
GPU
Mali-400 MP2
64 KB L2
PCIe Gen2
x1, x2, or x4
2 x SATA
v3.1
SGMII
USB 3.0
DisplayPort
v1.2 x1, x2
DisplayPort
Video and
Audio Interface
Programmable
Logic
100G
Interlaken
Ethernet
GTY GTH
Quad Quad
PCIe
Gen4
M S
128-bit
X16387-050517
Send Feedback
25