Xilinx ZCU106 User Manual page 138

set_propertyIOSTANDARD
set_propertyPACKAGE_PIN C12
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN C13
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN C16
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN D16
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN C17
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN D17
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN E10
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN F11
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN D10
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN D11
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN C11
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN D12
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN E12
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN F12
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN A10
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN B10
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN H12
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN H13
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN A11
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN B11
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN A6
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN B6
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN C6
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN C7
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN B8
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN B9
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN A7
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN A8
set_propertyIOSTANDARD
set_propertyPACKAGE_PIN L13
set_propertyIOSTANDARD
ZCU106 Board User Guide
UG1244 (v1.0) March 28, 2018
LVDS [get_ports "FMC_HPC0_LA13_P"] ;
[get_ports "FMC_HPC0_LA14_N"] ;
LVDS [get_ports "FMC_HPC0_LA14_N"] ;
[get_ports "FMC_HPC0_LA14_P"] ;
LVDS [get_ports "FMC_HPC0_LA14_P"] ;
[get_ports "FMC_HPC0_LA15_N"] ;
LVDS [get_ports "FMC_HPC0_LA15_N"] ;
[get_ports "FMC_HPC0_LA15_P"] ;
LVDS [get_ports "FMC_HPC0_LA15_P"] ;
[get_ports "FMC_HPC0_LA16_N"] ;
LVDS [get_ports "FMC_HPC0_LA16_N"] ;
[get_ports "FMC_HPC0_LA16_P"] ;
LVDS [get_ports "FMC_HPC0_LA16_P"] ;
[get_ports "FMC_HPC0_LA17_CC_N"] ;
LVDS [get_ports "FMC_HPC0_LA17_CC_N"] ;
[get_ports "FMC_HPC0_LA17_CC_P"] ;
LVDS [get_ports "FMC_HPC0_LA17_CC_P"] ;
[get_ports "FMC_HPC0_LA18_CC_N"] ;
LVDS [get_ports "FMC_HPC0_LA18_CC_N"] ;
[get_ports "FMC_HPC0_LA18_CC_P"] ;
LVDS [get_ports "FMC_HPC0_LA18_CC_P"] ;
[get_ports "FMC_HPC0_LA19_N"] ;
LVDS [get_ports "FMC_HPC0_LA19_N"] ;
[get_ports "FMC_HPC0_LA19_P"] ;
LVDS [get_ports "FMC_HPC0_LA19_P"] ;
[get_ports "FMC_HPC0_LA20_N"] ;
LVDS [get_ports "FMC_HPC0_LA20_N"] ;
[get_ports "FMC_HPC0_LA20_P"] ;
LVDS [get_ports "FMC_HPC0_LA20_P"] ;
[get_ports "FMC_HPC0_LA21_N"] ;
LVDS [get_ports "FMC_HPC0_LA21_N"] ;
[get_ports "FMC_HPC0_LA21_P"] ;
LVDS [get_ports "FMC_HPC0_LA21_P"] ;
[get_ports "FMC_HPC0_LA22_N"] ;
LVDS [get_ports "FMC_HPC0_LA22_N"] ;
[get_ports "FMC_HPC0_LA22_P"] ;
LVDS [get_ports "FMC_HPC0_LA22_P"] ;
[get_ports "FMC_HPC0_LA23_N"] ;
LVDS [get_ports "FMC_HPC0_LA23_N"] ;
[get_ports "FMC_HPC0_LA23_P"] ;
LVDS [get_ports "FMC_HPC0_LA23_P"] ;
[get_ports "FMC_HPC0_LA24_N"] ;
LVDS [get_ports "FMC_HPC0_LA24_N"] ;
[get_ports "FMC_HPC0_LA24_P"] ;
LVDS [get_ports "FMC_HPC0_LA24_P"] ;
[get_ports "FMC_HPC0_LA25_N"] ;
LVDS [get_ports "FMC_HPC0_LA25_N"] ;
[get_ports "FMC_HPC0_LA25_P"] ;
LVDS [get_ports "FMC_HPC0_LA25_P"] ;
[get_ports "FMC_HPC0_LA26_N"] ;
LVDS [get_ports "FMC_HPC0_LA26_N"] ;
[get_ports "FMC_HPC0_LA26_P"] ;
LVDS [get_ports "FMC_HPC0_LA26_P"] ;
[get_ports "FMC_HPC0_LA27_N"] ;
LVDS [get_ports "FMC_HPC0_LA27_N"] ;
[get_ports "FMC_HPC0_LA27_P"] ;
LVDS [get_ports "FMC_HPC0_LA27_P"] ;
[get_ports "FMC_HPC0_LA28_N"] ;
LVDS [get_ports "FMC_HPC0_LA28_N"] ;
www.xilinx.com
Appendix B: Master Constraints File Listing
Send Feedback
138