Port C Data Register (Pdrc); Port E (Esai_1) Gpio - Pins And Registers - Freescale Semiconductor DSP56374 User Manual

24-bit digital signal
Table of Contents

Advertisement

GPIO - Pins and Registers
11
X:$FFFFBF
PC11
23
11
X:$FFFFBE
PDC11 PDC10
23
8.5.1.3

Port C Data register (PDRC)

The read/write 24-bit Port C Data Register (see
read or write data from/to the corresponding port pins if they are configured as GPIO. If a port pin [i] is configured as a GPIO input, the
corresponding PD[i] bit reflects the value present on this pin. If a port pin [i] is configured as a GPIO output, the value written into the
corresponding PD[i] bit is reflected on this pin. If a port pin [i] is configured as disconnected, the corresponding PD[i] bit is not reset and
contains undefined data.
11
X:$FFFFBD
PD11
23
8.5.2

Port E (ESAI_1) GPIO - Pins and Registers

The GPIO functionality of the ESAI_1 port is controlled by three registers: Port E Control register (PCRE), Port E Direction register (PRRE)
and Port E Data register (PDRE).
8-36
10
9
8
7
PC10
PC9
PC8
PC7
22
21
20
19
Reserved bit - read as zero; should be written with zero for future compatibility.
Figure 8-19. PCRC Register
10
9
8
7
PDC9
PDC8
PDC7
22
21
20
19
Reserved bit - read as zero; should be written with zero for future compatibility.
Figure 8-20. PRRC Register
Figure
8-21) is used to read or write data to/from ESAI GPIO pins. Bits PD(11:0) are used to
10
9
8
7
PD10
PD9
PD8
PD7
22
21
20
19
Reserved bit - read as zero; should be written with zero for future compatibility.
Figure 8-21. PDRC Register
DSP56374 Users Guide, Rev. 1.2
6
5
4
3
PC6
PC5
PC4
PC3
18
17
16
15
6
5
4
3
PDC6
PDC5
PDC4
PDC3
18
17
16
15
6
5
4
3
PD6
PD5
PD4
PD3
18
17
16
15
2
1
0
PC2
PC1
PC0
14
13
12
2
1
0
PDC2
PDC1
PDC0
14
13
12
2
1
0
PD2
PD1
PD0
14
13
12
Freescale Semiconductor

Advertisement

Table of Contents
loading

Table of Contents