Freescale Semiconductor DSP56374 User Manual page 8

24-bit digital signal
Table of Contents

Advertisement

Table Of Contents
Paragraph
Number
8.3.5.5
SAICR Synchronous Mode Selection (SYN) - Bit 6 .................................................................................8-24
8.3.5.6
SAICR Transmit External Buffer Enable (TEBE) - Bit 7 ..........................................................................8-24
8.3.5.7
SAICR Alignment Control (ALC) - Bit 8 ..................................................................................................8-24
8.3.6
ESAI Status Register (SAISR) ..........................................................................................................................8-25
8.3.6.1
SAISR Serial Input Flag 0 (IF0) - Bit 0 ......................................................................................................8-26
8.3.6.2
SAISR Serial Input Flag 1 (IF1) - Bit 1 ......................................................................................................8-26
8.3.6.3
SAISR Serial Input Flag 2 (IF2) - Bit 2 ......................................................................................................8-26
8.3.6.4
SAISR Reserved Bits - Bits 5-3, 12-11, 23-18 ...........................................................................................8-26
8.3.6.5
SAISR Receive Frame Sync Flag (RFS) - Bit 6 .........................................................................................8-26
8.3.6.6
SAISR Receiver Overrun Error Flag (ROE) - Bit 7 ...................................................................................8-26
8.3.6.7
SAISR Receive Data Register Full (RDF) - Bit 8 ......................................................................................8-27
8.3.6.8
SAISR Receive Even-Data Register Full (REDF) - Bit 9 ..........................................................................8-27
8.3.6.9
SAISR Receive Odd-Data Register Full (RODF) - Bit 10 .........................................................................8-27
8.3.6.10
SAISR Transmit Frame Sync Flag (TFS) - Bit 13 .....................................................................................8-27
8.3.6.11
SAISR Transmit Underrun Error Flag (TUE) - Bit 14 ...............................................................................8-27
8.3.6.12
SAISR Transmit Data Register Empty (TDE) - Bit 15 ..............................................................................8-27
8.3.6.14
SAISR Transmit Even-Data Register Empty (TEDE) - Bit 16 ..................................................................8-27
8.3.6.13
SAISR Transmit Odd-Data Register Empty (TODE) - Bit 17 ................................................................... 8-28
8.3.7
ESAI Receive Shift Registers ...........................................................................................................................8-29
8.3.8
ESAI Receive Data Registers (RX3, RX2, RX1, RX0) ....................................................................................8-30
8.3.9
ESAI Transmit Shift Registers ..........................................................................................................................8-30
8.3.10
ESAI Transmit Data Registers (TX5, TX4, TX3, TX2,TX1,TX0) ..................................................................8-30
8.3.11
ESAI Time Slot Register (TSR) .......................................................................................................................8-30
8.3.12
Transmit Slot Mask Registers (TSMA, TSMB) ...............................................................................................8-30
8.3.13
Receive Slot Mask Registers (RSMA, RSMB) ................................................................................................8-31
8.4
Operating Modes .....................................................................................................................................................8-32
8.4.1
ESAI After Reset ..............................................................................................................................................8-32
8.4.2
ESAI Initialization ............................................................................................................................................8-32
8.4.3
ESAI Interrupt Requests ...................................................................................................................................8-33
8.4.4
Operating Modes - Normal, Network and On-Demand ...................................................................................8-33
8.4.4.1
Normal/Network/On-Demand Mode Selection ..........................................................................................8-33
8.4.4.2
Synchronous/Asynchronous Operating Modes ..........................................................................................8-34
8.4.4.3
Frame Sync Selection 3 ...............................................................................................................................8-34
8.4.4.4
Shift Direction Selection ............................................................................................................................8-34
8.4.5
Serial I/O Flags .................................................................................................................................................8-34
8.5
GPIO - Pins and Registers .......................................................................................................................................8-35
8.5.1
Port C (ESAI) GPIO - Pins and Registers ........................................................................................................8-35
8.5.1.1
Port C Control Register (PCRC) ................................................................................................................8-35
8.5.1.2
Port C Direction Register (PRRC) ..............................................................................................................8-35
8.5.1.3
Port C Data register (PDRC) ...................................................................................................................... 8-36
8.5.2
Port E (ESAI_1) GPIO - Pins and Registers .....................................................................................................8-36
8.5.2.1
Port E Control Register (PCRE) .................................................................................................................8-37
8.5.2.2
Port E Direction Register (PRRE) ..............................................................................................................8-37
8.5.2.3
Port E Data register (PDRE) .......................................................................................................................8-37
8.6
ESAI Initialization Examples ..................................................................................................................................8-38
8.6.1
Initializing the ESAI Using Individual Reset ...................................................................................................8-38
8.6.2
Initializing Just the ESAI Transmitter Section .................................................................................................8-38
8.6.3
Initializing Just the ESAI Receiver Section ......................................................................................................8-38
TOC-6
DSP56374 Users Guide, Rev. 1.2
Page
Number
Freescale Semiconductor

Advertisement

Table of Contents
loading

Table of Contents