Freescale Semiconductor DSP56374 User Manual page 206

24-bit digital signal
Table of Contents

Advertisement

Introduction
Table C-1. Internal I/O Memory Map (X Memory) (continued)
Peripheral
TRIPLE TIMER
Peripheral
RESERVED
Port G
RESERVED
RESERVED
C-4
Address
X:$FFFF8F
TIMER 0 CONTROL/STATUS REGISTER (TCSR0)
X:$FFFF8E
TIMER 0 LOAD REGISTER (TLR0)
X:$FFFF8D
TIMER 0 COMPARE REGISTER (TCPR0)
X:$FFFF8C
TIMER 0 COUNT REGISTER (TCR0)
X:$FFFF8B
TIMER 1 CONTROL/STATUS REGISTER (TCSR1)
X:$FFFF8A
TIMER 1 LOAD REGISTER (TLR1)
X:$FFFF89
TIMER 1 COMPARE REGISTER (TCPR1)
X:$FFFF88
TIMER 1 COUNT REGISTER (TCR1)
X:$FFFF87
TIMER 2 CONTROL/STATUS REGISTER (TCSR2)
X:$FFFF86
TIMER 2 LOAD REGISTER (TLR2)
X:$FFFF85
TIMER 2 COMPARE REGISTER (TCPR2)
X:$FFFF84
TIMER 2 COUNT REGISTER (TCR2)
X:$FFFF83
TIMER PRESCALER LOAD REGISTER (TPLR)
X:$FFFF82
TIMER PRESCALER COUNT REGISTER (TPCR)
X:$FFFF81
RESERVED
X:$FFFF80
RESERVED
Table C-2. Internal I/O Memory Map (Y Memory)
Address
Y:$FFFFFF
RESERVED
Y:$FFFFFE
RESERVED
Y:$FFFFFD
RESERVED
Y:$FFFFFC
RESERVED
Y:$FFFFFB
RESERVED
Y:$FFFFFA
Port G CONTROL REGISTER (PCRG)
Y:$FFFFF9
Port G DIRECTION REGISTER (PRRG)
Y:$FFFFF8
Port G GPIO DATA REGISTER (PDRG)
Y:$FFFFF7
RESERVED
Y:$FFFFF6
RESERVED
Y:$FFFFF5
RESERVED
Y:$FFFFF4
RESERVED
Y:$FFFFF3
RESERVED
Y:$FFFFF2
RESERVED
Y:$FFFFF1
RESERVED
Y:$FFFFF0
RESERVED
Y:$FFFFEF
RESERVED
Y:$FFFFEE
RESERVED
Y:$FFFFED
RESERVED
Y:$FFFFEC
RESERVED
Y:$FFFFEB
RESERVED
Y:$FFFFEA
RESERVED
Y:$FFFFE9
RESERVED
Y:$FFFFE8
RESERVED
Y:$FFFFE7
RESERVED
Y:$FFFFE6
RESERVED
Y:$FFFFE5
RESERVED
DSP56374 Users Guide, Rev. 1.2
Register Name
Register Name
Freescale Semiconductor

Advertisement

Table of Contents
loading

Table of Contents