Table of Contents
Advertisement
Figure 5-3 shows the power-on reset ßow.
External
pin is
asserted
for min 16
PORESET
Input
PORESET
Internal
HRESET
Output
SRESET
Output
is extended for 1024 CLKIN.
In reset conÞguration mode:
5.1.3 HRESET Flow
The HRESET ßow may be initiated externally by asserting HRESET or internally when the
chip detects a reason to assert HRESET. In both cases the chip continues asserting
HRESET and SRESET throughout the HRESET ßow. The HRESET ßow begins with the
hard reset conÞguration sequence, which conÞgures the chip as explained in Section 5.4,
ÒReset ConÞguration.Ó After the chip asserts HRESET and SRESET for 1,024 input clock
cycles, it releases both signals and exits the HRESET ßow. An external pull-up resistor
should negate the signals. After negation is detected, a 16-cycle period is taken before
testing the presence of an external (hard/soft) reset.
5.1.4 SRESET Flow
The SRESET ßow may be initiated externally by asserting SRESET or internally when the
chip detects a cause to assert SRESET. In both cases the chip asserts SRESET for 512 input
clock cycles, after which the chip releases SRESET and exits the SRESET ßow. An external
pull-up resistor should negate SRESET; after negation is detected, a 16-cycle period is
taken before testing the presence of an external (hard/soft) reset. While SRESET is
asserted, internal hardware is reset but hard reset conÞguration does not change.
MOTOROLA
RSTCONF is sampled for
master determination
PLL locking period
PORESET to internal logic
reset conÞguration
sequence occurs in this
period.
Chapter 5. Reset
Part II. ConÞguration and Reset
MODCK[1Ð3] are
sampled. MODCK_HI
bits are ready for PLL
HRESET /SRESET are
CLKIN (respectively), from
Interval depends on
PLL locking time.
PLL is locked (no
external indication)
extended for 512/515
PLL lock time.
5-3
Advertisement
Table of Contents
