Table of Contents
Advertisement
10.3.13 60x Bus Error Status and Control Registers (TESCRx)
These registers indicate the source of an error that caused TEA or MCP to be asserted on
the 60x bus. See Section 4.3.2.10, Ò60x Bus Transfer Error Status and Control Register 1
(TESCR1),Ó and Section 4.3.2.11, Ò60x Bus Transfer Error Status and Control Register 2
(TESCR2).Ó
10.3.14 Local Bus Error Status and Control Registers (L_TESCRx)
These registers indicate the source of an error that causes TEA or MCP to be asserted on
the local bus. See Section 4.3.2.12, ÒLocal Bus Transfer Error Status and Control Register 1
(L_TESCR1),Ó and Section 4.3.2.13, ÒLocal Bus Transfer Error Status and Control
Register 2 (L_TESCR2).Ó
10.4 SDRAM Machine
The MPC8260 provides one SDRAM interface (machine) for the 60x bus and one for the
local bus. The machines provide the necessary control functions and signals for
JEDEC-compliant SDRAM devices.
Each bank can control a SDRAM device on the 60x or the local bus. Table 10-17 describes
the SDRAM interface signals controlled by the memory controller.
60x Bus
CS[0Ð11]
PSDRAS
SDCAS
SDWE
SDA10
DQM[0Ð7]
Additional controls are available in 60x-compatible mode (60x bus only):
¥ ALEÑExternal address latch enable
¥ PSDAMUXÑExternal address multiplexing control (asserted = row,
negated = column)
¥ BNKSEL[0Ð2]ÑBank select address to allow internal bank interleaving
Throughout this section, whenever a signal is named, the reference is to the 60x or local bus
signal, according to the accessed bankÕs machine-select.
Figure 10-19 shows an eight-bank, 128-Mbyte system. Each bank consists of eight 2 x
1-Mbit x 8 SDRAMs. Note that the SDRAM memory clock must operate at the same
frequency as, and be phase-aligned with, the system clock.
MOTOROLA
Table 10-17. SDRAM Interface Signals
Local Bus
LSDRAS
LSDCAS
LSDWE
LSDA10
LDQM[0Ð3]
Chapter 10. Memory Controller
Part III. The Hardware Interface
Comments
Device select
RAS
CAS
WEN
ÒA10Ó control
Byte select
10-33
Advertisement
Table of Contents
