Video Support - Intel SR6850HW4 - Server Platform - 0 MB RAM Product Manual

Video Support

®
The Intel Server Board SE8500HW4 Main Board features the ATI Radeon 7000 Embedded Video
Controller with 16MB of video RAM. The Radeon 7000 provides the following features:
2D/3D/video accelerator
Dual DAC for integrated, cost-effective multi-panel support
DVI compliant integrated 165MHz TMDS transmitter
Resolutions from VGA up to UXGA (1600x1200)
32-bit PCI host interface
®
The Intel Server Board SE8500HW4 Main Board has a standard DB15 video connector.
Fibre Channel Module Support
®
The Intel Fibre Channel Module has a dedicated slot on the main board. The module is based on
the Qlogic* ISP2322 FC-PCI-X* controller.
The following features are available on the Fibre Channel Module:
Two independent 2 Gbps serial Fibre Channel ports
Support for Fibre Channel virtual interface (VI) protocol
Support for 2 Gbps Fibre Channel using internal or external transceivers
Automatically negotiates Fibre Channel bit rate (1 Gbps or 2 Gbps)
Supports up to 400 MBps sustained Fibre Channel data transfer rate
Data and code parity protection
Complete SCSI, IP, or VI operations without host intervention
Optical FC interface
Ethernet Support
®
The Intel Server Board SE8500HW4 has 1000/100/10 Ethernet capability as supported by the
embedded Broadcom* BCM5704C Gigabit Ethernet Controller. The BCM5704C is a fully
integrated dual-port, 10/100/1000BASE-T Gigabit Ethernet media access control, and physical
layer transceiver solution for high-performance network applications.
The BCM5704C is an integrated solution combining two triple-speed, IEEE 802.3-compliant media
access control (MAC), PCI, and PCI-X* bus interfaces, an on-chip buffer memory, and an
integrated physical layer transceiver in a single device. The BCM5704C includes two 10/100/1000-
Mbps Ethernet MACs with full/half-duplex capability at all speeds and two 10/100/1000 copper
PHYs. Support for the following 802.3 functions is featured in the MAC: VLAN tagging, layer 2
priority encoding, link aggregation, and full-duplex flow control.
53