Figure 455. Access To Non 'Ce Don't Care' Nand-Flash - ST STM32F405 Reference Manual

Hide thumbs Also See for STM32F405:
Table of Contents

Advertisement

RM0090
written bytes are interpreted as the start address for read operations. Using the
attribute memory space makes it possible to use a different timing configuration of the
FSMC, which can be used to implement the prewait functionality needed by some
NAND Flash memories (see details in
4.
The controller waits for the NAND Flash to be ready (R/NB signal high) to become
active, before starting a new access (to same or another memory bank). While waiting,
the controller maintains the NCE signal active (low).
5.
The CPU can then perform byte read operations in the common memory space to read
the NAND Flash page (data field + Spare field) byte by byte.
6.
The next NAND Flash page can be read without any CPU command or address write
operation, in three different ways:
36.6.5
NAND Flash prewait functionality
Some NAND Flash devices require that, after writing the last part of the address, the
controller wait for the R/NB signal to go low as shown in
NCE
CLE
ALE
NWE
NOE
I/O[7:0]
R/NB
1. CPU wrote byte 0x00 at address 0x7001 0000.
2. CPU wrote byte A7-A0 at address 0x7002 0000.
3. CPU wrote byte A15-A8 at address 0x7002 0000.
4. CPU wrote byte A23-A16 at address 0x7002 0000.
5. CPU wrote byte A25-A24 at address 0x7802 0000: FSMC performs a write access using FSMC_PATT2
timing definition, where ATTHOLD ≥ 7 (providing that (7+1) × HCLK = 112 ns > t
that NCE remains low until R/NB goes low and high again (only requested for NAND Flash memories
where NCE is not don't care).
by simply performing the operation described in step 5
a new random address can be accessed by restarting the operation at step 3
a new command can be sent to the NAND Flash device by restarting at step 2

Figure 455. Access to non 'CE don't care' NAND-Flash

High
0x00
A7-A0
A15-A8
(1)
(2)
(3)
Flexible static memory controller (FSMC)
Section
36.6.5).
A23-A16
A25-A14
tWB
(4)
(5)
RM0090 Rev 18
Figure
455.
NCE must stay low
tR
max). This guarantees
WB
ai17733b
1589/1749
1601

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Table of Contents

Save PDF