Table 271. Fmc_Bcrx Bit Fields; Figure 461. Modea Write Access Waveforms - ST STM32F405 Reference Manual

Hide thumbs Also See for STM32F405:
Table of Contents

Advertisement

RM0090
A[25:0]
NBL[3:0]
D[31:0]
The differences compared with mode1 are the toggling of NOE and the independent read
and write timings.
Bit
number
31-21
20
19
18:16
15
14
13
12
11
10
9
8
7
6

Figure 461. ModeA write access waveforms

NEx
NOE
NWE
ADDSET
HCLK cycles

Table 271. FMC_BCRx bit fields

Bit name
Reserved
CCLKEN
CBURSTRW
CPSIZE
ASYNCWAIT
EXTMOD
WAITEN
WREN
WAITCFG
WRAPMOD
WAITPOL
BURSTEN
Reserved
FACCEN
Memory transaction
1HCLK
data driven by FSMC
(DATAST + 1)
HCLK cycles
0x000
As needed
0x0 (no effect in asynchronous mode)
0x0 (no effect in asynchronous mode)
Set to 1 if the memory supports this feature. Otherwise keep at
0.
0x1
0x0 (no effect in asynchronous mode)
As needed
Don't care
0x0
Meaningful only if bit 15 is 1
0x0
0x1
Don't care
RM0090 Rev 18
Flexible memory controller (FMC)
Value to set
MS30455V1
1621/1749
1682

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF