Flexible memory controller (FMC)
Mode C - NOR Flash - OE toggling
The differences compared with mode1 are the toggling of NOE and the independent read
and write timings.
1626/1749
Figure 465. ModeC read access waveforms
A[25:0]
NADV
NEx
NOE
NWE
High
D[31:0]
HCLK cycles
Figure 466. ModeC write access waveforms
A[25:0]
NADV
NEx
NOE
NWE
D[31:0]
Memory transaction
ADDSET
Memory transaction
ADDSET
HCLK cycles
RM0090 Rev 18
data driven
by memory
DATAST
HCLK cycles
1HCLK
data driven by FSMC
(DATAST + 1)
HCLK cycles
RM0090
MS30459V1
MS30460V1
Need help?
Do you have a question about the STM32F405 and is the answer not in the manual?
Questions and answers