Table 237. Fsmc_Bcrx Bit Fields; Figure 446. Mode D Write Accesses - ST STM32F405 Reference Manual

Hide thumbs Also See for STM32F405:
Table of Contents

Advertisement

RM0090
The differences with mode1 are the toggling of NOE that goes on toggling after NADV
changes and the independent read and write timings.
Bit No.
31-20
19
18:16
15
14
13
12
11
10
9
8
7
6
5-4
3-2

Figure 446. Mode D write accesses

Table 237. FSMC_BCRx bit fields

Bit name
Reserved
0x000
CBURSTRW
0x0 (no effect on asynchronous mode)
CPSIZE
0x0 (no effect on asynchronous mode)
Set to 1 if the memory supports this feature. Otherwise keep
ASYNCWAIT
at 0.
EXTMOD
0x1
WAITEN
0x0 (no effect on asynchronous mode)
WREN
As needed
WAITCFG
Don't care
WRAPMOD
0x0
WAITPOL
Meaningful only if bit 15 is 1
BURSTEN
0x0
Reserved
0x1
FACCEN
Set according to memory support
MWID
As needed
MTYP[0:1]
As needed
RM0090 Rev 18
Flexible static memory controller (FSMC)
Value to set
1565/1749
1601

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents

Save PDF