Revision history
Date
Version
15-May-2014
(continued)
1730/1749
Table 315. Document revision history (continued)
FMC
Updated
Figure 474: Synchronous multiplexed read mode waveforms - NOR,
PSRAM
(CRAM). Updated DATLAT bits definition in
chip-select timing registers 1..4
7
Updated FMC_BWTRx register address offsets in
DEBUG
Added revision code '3' in
Changes
(FMC_BTR1..4).
Section :
DBGMCU_IDCODE.
RM0090 Rev 18
Section : SRAM/NOR-Flash
Table 297: FMC register
RM0090
map.
Need help?
Do you have a question about the STM32F405 and is the answer not in the manual?