Dma Memory Fiill Data Register (Dm0Mfdr, Dm1Mfdr) - Toshiba TX49 TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

8.4.10

DMA Memory Fiill Data Register (DM0MFDR, DM1MFDR)

Offset Address: DMAC0 0xB148, DMAC1 0xB948
63
47
31
15
Bit
Mnemonic
Field Name
63:0
MFD
Memory Fill Data
MFD
R/W
MFD
R/W
MFD
R/W
MFD
R/W
Memory Fill Data (Default: undefined)
This register, which stores double-word data written to memory when in
the Memory Fill Transfer mode, is shared between all channels.
Figure 8.4.10 DMA Memory Fill Data Register
8-39
Chapter 8 DMA Controller
Description
48
: Type
: Initial value
32
: Type
: Initial value
16
: Type
: Initial value
0
: Type
: Initial value
Read/Write
R/W

Advertisement

Table of Contents
loading

Table of Contents