Table of Contents
Advertisement
15.4.9
Interrupt Level Register 5 (IRLVL5)
31
Reserved
15
Reserved
Bit
Mnemonic
Field Name
⎯
31:27
26:24
IL27
Interrupt level 27
⎯
23:19
18:16
IL26
Interrupt level 26
⎯
15:11
10:8
IL11
Interrupt level 11
⎯
7:3
27
26
24
IL27
R/W
000
11
10
8
IL11
R/W
000
⎯
Reserved
Interrupt Level of INT [27] (Default: 000)
These bits specify the interrupt level of DMA1 [0] interrupts.
000: Interrupt level 0 (Interrupt disabled)
001: Interrupt level 1
010: Interrupt level 2
011: Interrupt level 3
100: Interrupt level 4
101: Interrupt level 5
110: Interrupt level 6
111: Interrupt level 7
⎯
Reserved
Interrupt Level of INT [26] (Default: 000)
These bits specify the interrupt level of PCIC1 interrupts.
000: Interrupt level 0 (Interrupt disabled)
001: Interrupt level 1
010: Interrupt level 2
011: Interrupt level 3
100: Interrupt level 4
101: Interrupt level 5
110: Interrupt level 6
111: Interrupt level 7
⎯
Reserved
Interrupt Level of INT [11] (Default: 000)
These bits specify the interrupt level of DMA0 [1] interrupts.
000: Interrupt level 0 (Interrupt disabled)
001: Interrupt level 1
010: Interrupt level 2
011: Interrupt level 3
100: Interrupt level 4
101: Interrupt level 5
110: Interrupt level 6
111: Interrupt level 7
⎯
Reserved
Figure 15.4.9 Interrupt Level Register 5 (1/2)
15-26
Chapter 15 Interrupt Controller
0xF624
23
19
Reserved
7
3
Reserved
Explanation
18
16
IL26
R/W
: Type
000
: Default
2
0
IL10
R/W
: Type
000
: Default
Read/Write
⎯
R/W
⎯
R/W
⎯
R/W
⎯
Advertisement
Table of Contents
