Table of Contents
Advertisement
15.4.7
Interrupt Level Register 3 (IRLVL3)
31
Reserved
15
Reserved
Bit
Mnemonic
Field Name
⎯
31:27
26:24
IL23
Interrupt Level 23
⎯
23:19
18:16
IL22
Interrupt Level 22
⎯
15:11
10:8
IL7
Interrupt level 7
⎯
7:3
27
26
24
IL23
R/W
000
11
10
8
IL7
R/W
000
⎯
Reserved
Interrupt Level of INT [23] (Default: 000)
These bits specify the interrupt level of PCIPME0 interrupts.
000: Interrupt level 0 (Interrupt disabled)
001: Interrupt level 1
010: Interrupt level 2
011: Interrupt level 3
100: Interrupt level 4
101: Interrupt level 5
110: Interrupt level 6
111: Interrupt level 7
⎯
Reserved
Interrupt Level of INT [22] (Default: 000)
These bits specify the interrupt level of PCIERR0 interrupts.
000: Interrupt level 0 (Interrupt disabled)
001: Interrupt level 1
010: Interrupt level 2
011: Interrupt level 3
100: Interrupt level 4
101: Interrupt level 5
110: Interrupt level 6
111: Interrupt level 7
⎯
Reserved
Interrupt Level of INT [7] (Default: 000)
These bits specify the interrupt level of external INT[5].
000: Interrupt level 0 (Interrupt disabled)
001: Interrupt level 1
010: Interrupt level 2
011: Interrupt level 3
100: Interrupt level 4
101: Interrupt level 5
110: Interrupt level 6
111: Interrupt level 7
⎯
Reserved
Figure 15.4.7 Interrupt Level Register 3 (1/2)
15-22
Chapter 15 Interrupt Controller
0xF61C
23
19
Reserved
7
3
Reserved
Explanation
18
16
IL22
R/W
: Type
000
: Default
2
0
IL6
R/W
: Type
000
: Default
Read/Write
⎯
R/W
⎯
R/W
⎯
R/W
⎯
Advertisement
Table of Contents
