Table of Contents
Advertisement
20.3 Initializing the Extended EJTAG Interface
The Extended EJTAG Interface is not reset by asserting the RESET* signal. Operation of the TX49/H3
core is not guaranteed if the Extended EJTAG Interface is not reset. This interface is initialized by either of
the following methods.
•
Assert the TRST* signal.
(TRST* signal is pulled down (by ex. 10 kΩ))
•
After clearing the processor reset, set the TMS input to High for five consecutive rising edges of the
TCK input. The reset state is maintained if TMS is able to maintain the High state.
The above methods must be performed while the MASTERCLK signal is being input.
The G-Bus Time Out Detection function is disabled when the TRST* signal is deasserted. (Refer to
Section 5.1.1.)
Chapter 20 Extended EJTAG Interface
20-7
Advertisement
Table of Contents
