Detailed Explanation; Interrupt Sources - Toshiba TX49 TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

15.3 Detailed Explanation

15.3.1

Interrupt sources

The TX4937 has as interrupt sources interrupts from 18 types of on-chip peripheral circuits and 6
external interrupt signals.
Table 15.3.1 lists the interrupt sources. Signals with the lower interrupt number have the higher
priority. The priorities are explained below in item. 15.3.4
The interrupt number 5 is shared between INT[3] and ETHERC1. When ETHERC1 is used, an
interrupt is noticed from ETHERC1 to the IRC interrupt number 5 internal of a chip. The external pin
INT[3] is used when ETHERC1 is used for the purpose other than an interrupt. This is the same as for
the interrupt number 6. Refer to "3.3 Pin multiplexed" for muliplexed pins.
Priority
High
Low
Table 15.3.1 Interrupt Sources and Priorities
Interrupt
Number
0
SDRAM ECC Error (Internal)
1
TX49 Write Timeout Error (Internal)
2
INT[0] (External)
3
INT[1] (External)
4
INT[2] (External)
5
INT[3] (External) / ETHERC1 (Internal)
6
INT[4] (External) / ETHERC0 (Internal)
7
INT[5] (External)
8
SIO0 (Internal)
9
SIO1 (Internal)
10
DMA0[0] (Internal)
11
DMA0[1] (Internal)
12
DMA0[2] (Internal)
13
DMA0[3] (Internal)
14
IRC (Internal)
15
PDMAC0 (Internal)
16
PCIC0 (Internal)
17
TMR0 (Internal)
18
TMR1 (Internal)
19
TMR2 (Internal)
20
(Reserved)
21
NDFMC (Internal)
22
PCIERR (Internal)
23
PCIPMC (Internal)
24
ACLC (Internal)
25
ACLCPME (Internal)
26
PCIC1INT (Internal)
27
DMAC1[0] (Internal)
28
DMAC1[1] (Internal)
29
DMAC1[2] (Internal)
30
DMAC1[3] (Internal)
31
SPI (Internal)
15-4
Chapter 15 Interrupt Controller
Interrupt Source

Advertisement

Table of Contents
loading

Table of Contents