Table of Contents
Advertisement
SDCLK/SYSCLK
CS*
CE*
ADDR [19:0]
V
RAS*
CAS*
WE*
CKE
OE*/BUSSPRT*
DQM[7:0]
ff
DATA [31:0]
ACK*
ACE*
SWE*
BWE*
DMAREQ[n]
DMAACK[n]
DMADONE*
Figure 8.5.19 Dual Address Transfer from SDRAM to External I/O Device
(8-word Burst Transfer from 32-bit SDRAM)
f0
Valid
Valid Valid Valid Valid Valid Valid Valid
f
f
8-58
Chapter 8 DMA Controller
ff
f
f
f
f
f
f
f
Advertisement
Table of Contents
