Clock Control Register (Clkctr) 0Xe020 - Toshiba TX49 TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

5.2.5
Clock Control Register (CLKCTR)
Bit 32 and bits 15-0 are reset bits for the on-chip peripheral modules. To bring on-chip peripheral
modules out of the reset state, the corresponding bits must be cleared by software. Before clearing them,
wait at least 128 CPU clock cycles after they are set.
63
47
31
15
Reserved
Bit
Mnemonic
Field Name
63:27
Reserved
26
DMA1CKD
DMAC1 Clock
Disable
25
ACLCKD
ACLC Clock
Disable
PIO Clock
24
PIOCKD
Disable
23
DMA0CKD
DMAC0 Clock
Disable
22
PCICKD
PCIC Clock
Disable
21
20
TM0CKD
Timer 0 Clock
Disable
19
TM1CKD
Timer 1 Clock
Disable
18
TM2CKD
Timer 2 Clock
Disable
Reserved
Reserved
26
25
24
23
ACLCKD PIOCKD DMACKD PCICCKD
DMA1CKD
R/W
R/W
R/W
R/W
0
0
0
0
10
9
8
7
PIORST
ACLRST
PCICRST
DMA1RST
DMA0RST
R/W
R/W
R/W
R/W
0
0
0
0
Description
Controls clock pulses for the DMA controller 1.
0 = Supply clock pulses.
1 = Do not supply clock pulses.
Controls clock pulses for the AC-link controller.
0 = Supply clock pulses.
1 = Do not supply clock pulses.
Controls clock pulses for the parallel IO controller.
0 = Supply clock pulses.
1 = Do not supply clock pulses.
Controls clock pulses for the DMA controller 0.
0 = Supply clock pulses.
1 = Do not supply clock pulses.
Controls clock pulses for the PCI controller.
0 = Supply clock pulses.
1 = Do not supply clock pulses.
Always set this bit to 1.
Controls clock pulses for the TMR0 controller.
0 = Supply clock pulses.
1 = Do not supply clock pulses.
Controls clock pulses for the TMR1 controller.
0 = Supply clock pulses.
1 = Do not supply clock pulses.
Controls clock pulses for the TMR2 controller.
0 = Supply clock pulses.
1 = Do not supply clock pulses.
Figure 5.2.5 Clock Control Register (1/2)
5-11
Chapter 5 Configuration Registers
0xE020
22
21
20
19
1
TM0CKD TM1CKD TM2CKD SIO0CKD SIO1CKD
R/W
R/W
R/W
R/W
0
1
0
0
6
5
4
3
1
TM0RST TM1RST TM2RST SIO0RST SIO1RST
R/W
R/W
R/W
R/W
0
1
0
0
48
: Type
: Initial value
32
: Type
: Initial value
18
17
16
R/W
R/W
R/W : Type
0
0
0
: Initial value
2
1
0
R/W : Type
R/W
R/W
0
0
0
: Initial value
Initial Value Read/Write
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
1
R/W
0
R/W
0
R/W
0
R/W

Advertisement

Table of Contents
loading

Table of Contents