Pdmac Count Register (Pdmctr) 0Xd218 - Toshiba TX49 TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

10.4.61 PDMAC Count Register (PDMCTR)
63
47
31
Reserved
15
Bits
Mnemonic
Field Name
63:24
Reserved
23:2
PDMCTR
Transfer Byte
Count
1:0
Reserved
Reserved
Reserved
24
23
PDMCTR[15:2]
R/W
Undefined
Description
PDMAC Transfer Count (Default is undefined)
Sets an uncoded 24-bit transfer byte count in 32-bit word units. Also, the
setting of this register must always be a multiple of the transfer size
specified inside the PDMAC Configuration Register. No data transfer is
performed if a count of "0" is set.
This byte count value is calculated from the transferred byte size as the
PDMAC performs a DMA transfer.
This register value is held without being affected by a Reset.
Figure 10.4.59 Count Register
10-92
Chapter 10 PCI Controller
0xD218
PDMCTR[23:16]
R/W
Undefined
2
48
: Type
: Initial value
32
: Type
: Initial value
16
: Type
: Initial value
1
0
Reserved
: Type
: Initial value
Read/Write
R/W

Advertisement

Table of Contents
loading

Table of Contents