Toshiba TX49 TMPR4937 Manual page 455

64-bit tx system risc
Table of Contents

Advertisement

There are two flag registers: Flag Register 0 (IRFLAG0), and Flag Register 1 (IRFLAG1). These
registers have two different Write methods. Accordingly, Writes to one register are reflects in the other.
Either "0" or "1" can be written to Flag Register 0
In the case of Flag Register 1 however, "1" can be written from the TX49/H3 core, but "0" cannot be
written. On the other hand, bits that wrote "1" are cleared to "0" in the case of access from a device
other than the TX49/H3 core (access from an external PCI device for example). The bit value at this
time will not change even if "0" is written. This register sends interrupt notification from the TX49/H3
core to external devices. External devices can be used in applications that clear these interrupt
notifications.
Chapter 15 Interrupt Controller
15-9

Advertisement

Table of Contents
loading

Table of Contents