Sdram Command Register (Sdccmd) 0X8058 - Toshiba TX49 TMPR4937 Manual

64-bit tx system risc
Table of Contents

Advertisement

9.4.3
SDRAM Command Register (SDCCMD)
63
47
31
MDLNO
R
0x30
15
14
13
12
Reserved
Bit
Mnemonic
Field Name
63:32
31:24
MDLNO
Model Number
23:16
VERNO
Version Number
15:8
7:4
CCE
Command
Channel Enable
3:0
CMD
Command
Reserved
Reserved
24
23
11
8
Reserved
Model Number (Default: 0x30)
Indicates the model number. The default value is 0x30 for the TX4937.
This field is Read Only.
Version Number (Default: 0x10)
Indicates the version number. The default value is 0x10 for the TX4937.
This field is Read Only.
Reserved
Command Channel Enable
Setting one of these bits to "1" enables the command of the corresponding
channel. This command is simultaneously executed on all channels that
are enabled.
bit 7: Channel 3
bit 6: Channel 2
bit 5: Channel 1
bit 4: Channel 0
Command
Specifies a command that is performed on memory.
0x0: NOP command
0x1: Set Mode Register command
Set SDRAM Mode Register from SDCTR value
0x2: Reserved
0x3: Precharge All command
Precharge All SDRAM Banks
0x4: Self-Refresh Mode command
Sets SDRAM to the Self-Refresh Mode
0x5: Power Down Mode Command
Set SDRAM to the Power Down Mode
0x6: Normal Mode Command
Cancel Self-Refresh/Power Down Mode
0x7-0xf: Reserved
Figure 9.4.3 SDRAM Command Register
9-22
Chapter 9 SDRAM Controller
0x8058
VERNO
R
0x10
7
4
CCE
R/W
0x0
Description
48
:Type
:Initial value
32
:Type
:Initial value
16
:Type
:Initial value
3
0
CMD
R/W
:Type
0x0
:Initial value
Read/Write
R
R
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents