Xilinx Virtex-4 User Manual page 96

Chapter 3: Client, Host, and MDIO Interfaces
Figure 3-50
MDIO master to access the configuration registers of the PCS/PMA sublayer logic, which
contains an MDIO slave. All connections are internal and are enabled by pulling
TIEEMAC#CONFIGVEC[73] (MDIO enable) High.
EMAC#
Host
Interface
Figure 3-50: User Case 2: Internal MDIO Access to PCS/PMA Sublayer
In this example, the EMAC's Managements Data Input/Output (MDIO) Interface signals
are not used. The output signals are left unconnected, and the input signals are tied to a
logic level. PHYEMAC#MDIN must be tied High when not connected to an external PHY.
Alternatively, the EMAC's Managements Data Input/Output (MDIO) can be connected to
a second MMD (for example, an external PHY device) by providing the connections
illustrated in
non-zero physical addresses (PHYAD) from the non-zero address of the PCS/PMA
sublayer.
www.BDTIC.com/XILINX
96
illustrates a second implementation example. The host interface is used as the
Address Filter Registers
MDIO Interface
(STA MDIO Master)
Configuration Registers
Figure 3-49. Externally connected MMDs (MDIO slaves) must have different
www.xilinx.com
PCS/PMA
Sublayer
(MMD
MDIO Slave)
PHYEMAC#MCLKIN
EMAC#PHYMCLKOUT
MDIO
PHYEMAC#MDIN
Arbitration
EMAC#PHYMDOUT
EMAC#PHYMDTRI
Embedded Tri-Mode Ethernet MAC User Guide
UG074 (v2.2) February 22, 2010
R
GND
NC
VCC
NC
NC
UG074_3_75_112705