Xilinx Virtex-4 User Manual page 76

Fpga embedded tri-mode ethernet mac
Hide thumbs Also See for Virtex-4:
Table of Contents

Advertisement

Chapter 3: Client, Host, and MDIO Interfaces
Table 3-10: Transmitter Configuration Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
0x280
Bit
[24:0]
Reserved.
IFG adjustment enable: When this bit is 1, the transmitter reads
[25]
the value of CLIENTEMAC#TXIFGDELAY at the start of frame
transmission and adjusts the IFG.
Half-duplex mode (applicable in 10/100 Mb/s mode only):
[26]
When this bit is 1, the transmitter operates in half-duplex mode.
When this bit is 0, the transmitter operates in full-duplex mode.
VLAN enable: When this bit is 1, the transmitter allows
[27]
transmission of the VLAN tagged frames.
Transmit enable: When this bit is 1, the transmitter is enabled for
[28]
operation.
In-band FCS enable: When this bit is 1, the Ethernet MAC
[29]
transmitter is ready for the FCS field from the client.
Jumbo frame enable: When this bit is 1, the transmitter sends
frames greater than the maximum length specified in IEEE Std
[30]
802.3-2002. When this bit is 0, it only sends frames less than the
specified maximum length.
Reset: When this bit is 1, the transmitter is reset. The bit
[31]
automatically reverts to 0, This reset also sets all of the
transmitter configuration registers to their default values.
Table 3-11: Flow Control Configuration Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
0x2C0
Bit
[28:0]
Reserved.
Flow control enable (RX): When this bit is 1, the received flow
[29]
control frames inhibit transmitter operation. When this bit is 0,
the flow control frame is passed to the client.
Flow control enable (TX): When this bit is 1, the
CLIENTEMAC#PAUSEREQ signal is asserted and a flow
[30]
control frame is sent from the transmitter. When this bit is 0, the
CLIENTEMAC#PAUSEREQ signal has no effect.
[31]
Reserved.
www.BDTIC.com/XILINX
76
Description
Description
www.xilinx.com
9
8
RESERVED
Default Value
TIEEMAC#CONFIGVEC[54]
TIEEMAC#CONFIGVEC[55]
TIEEMAC#CONFIGVEC[56]
TIEEMAC#CONFIGVEC[57]
TIEEMAC#CONFIGVEC[58]
TIEEMAC#CONFIGVEC[59]
TIEEMAC#CONFIGVEC[60]
9
8
RESERVED
Default Value
TIEEMAC#CONFIGVEC[62]
TIEEMAC#CONFIGVEC[61]
Embedded Tri-Mode Ethernet MAC User Guide
UG074 (v2.2) February 22, 2010
7
6
5
4
3
2
1
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7
6
5
4
3
2
1
0
R/W
R/W
R/W
R

Advertisement

Table of Contents
loading

Table of Contents