Table of Contents
Advertisement
R
Table 2-10: Mode Configuration Pins
Signal
TIEEMAC#CONFIGVEC[73]
TIEEMAC#CONFIGVEC[72:71] — These pins determine the speed of the Ethernet MAC after reset or power-up. These
bits can be changed in the Ethernet MAC mode configuration register
when the host interface is selected (by setting TIEEMAC#CONFIG[67] High). When TIEEMAC#CONFIG[67] is Low,
the speed of the Ethernet MAC is directly set by these two bits.
10 = 1000 Mb/s
01 = 100 Mb/s
00 = 10 Mb/s
11 = not applicable
TIEEMAC#CONFIGVEC[72]
TIEEMAC#CONFIGVEC[71]
TIEEMAC#CONFIGVEC[70:68] — Defines the physical interface of the Ethernet MAC. These pins are mutually
exclusive. 10/100 MII and GMII modes are enabled when TIEEMAC#CONFIGVEC[70:68] are deasserted; the RGMII,
SGMII, and 1000BASE-X modes are not set.
TIEEMAC#CONFIGVEC[70]
TIEEMAC#CONFIGVEC[69]
TIEEMAC#CONFIGVEC[68]
TIEEMAC#CONFIGVEC[67]
TIEEMAC#CONFIGVEC[66]
TIEEMAC#CONFIGVEC[65]
www.BDTIC.com/XILINX
Embedded Tri-Mode Ethernet MAC User Guide
UG074 (v2.2) February 22, 2010
Direction
MDIO enable. Asserting this pin enables the use of MDIO in the
Input
Ethernet MAC. See
Input
SPEED[1]
Input
SPEED[0]
RGMII mode enable. Asserting this pin sets the Ethernet MAC in
Input
RGMII mode.
SGMII mode enable. Asserting this pin sets the Ethernet MAC in
Input
SGMII mode.
1000BASE-X PCS/PMA mode enable. Asserting this pin sets the
Input
Ethernet MAC in 1000BASE-X mode.
Host Interface enable. Asserting this pin enables the use of the
Input
Ethernet MAC host interface.
Transmit 16-bit client interface enable. When asserted, the TX
Input
client data interface is 16 bits wide. When deasserted, the TX
client data interface is 8 bits wide.
Receive 16-bit client interface enable. When asserted, the RX
Input
client data interface is 16 bits wide. When deasserted, the RX
client data interface is 8 bits wide.
www.xilinx.com
Ethernet MAC Signal Descriptions
Description
"MDIO Interface" in Chapter
(Table 3-12, page
77) through the host interface
3.
29
Advertisement
Table of Contents
