Table of Contents
Advertisement
Chapter 4: Physical Interface
CLIENTEMAC#DCMLOCKED
EMAC#CLIENTRXCLIENTCLKOUT
CLIENTEMAC#RXCLIENTCLKIN
EMAC#CLIENTRXD[15:0]
EMAC#CLIENTRXDVLD
EMAC#CLIENTRXDVLDMSW
EMAC#CLIENTRXGOODFRAME
EMAC#CLIENTRXBADFRAME
EMAC#CLIENTRXFRAMEDROP
EMAC#CLIENTRXDVREG6
EMAC#CLIENTRXSTATS[6:0]
EMAC#CLIENTRXSTATSBYTEVLD
EMAC#CLIENTRXSTATSVLD
EMAC#CLIENTTXCLIENTCLKOUT
CLIENTEMAC#TXCLIENTCLKIN
CLIENTEMAC#TXD[15:0]
CLIENTEMAC#TXDVLD
CLIENTEMAC#TXDVLDMSW
EMAC#CLIENTTXACK
CLIENTEMAC#TXUNDERRUN
EMAC#CLIENTTXCOLLISION
EMAC#CLIENTTXRETRANSMIT
CLIENTEMAC#TXIFGDELAY[7:0]
CLIENTEMAC#TXFIRSTBYTE
EMAC#CLIENTTXSTATS
EMAC#CLIENTTXSTATSBYTEVLD
EMAC#CLIENTTXSTATSVLD
CLIENTEMAC#PAUSEREQ
CLIENTEMAC#PAUSEVAL[15:0]
HOSTADDR[9:0]
HOSTCLK
HOSTMIIMSEL
HOSTOPCODE[1:0]
HOSTREQ
HOSTMIIMRDY
HOSTRDDATA[31:0]
HOSTWRDATA[31:0]
HOSTEMAC1SEL
DCREMACENABLE
EMACDCRACK
EMACDCRDBUS[0:31]
DCREMACABUS[8:9]
DCREMACCLK
DCREMACDBUS[0:31]
DCREMACREAD
DCREMACWRITE
DCRHOSTDONEIR
Figure 4-26: Ethernet MAC Configured in 1000BASE-X PCS/PMA Mode
www.BDTIC.com/XILINX
136
TIEEMAC#CONFIGVEC[79:0]
UNICAST_ADDRESS[47:0]_#
PCS/PMA
Ethernet
MAC
www.xilinx.com
WRAPPER
RESET
VHDL/Verilog
MGTCLK_P
MGTCLK_N
TXN_#
TXP_#
RXN_#
RXP_#
RocketIO
Transceiver
DCLK
DRDY
DO_#
DI_#
DEN_#
DWE_#
DADDR
Embedded Tri-Mode Ethernet MAC User Guide
UG074 (v2.2) February 22, 2010
R
UG074_3_63_012508
Advertisement
Table of Contents
