Xilinx Virtex-4 User Manual page 174

Fpga embedded tri-mode ethernet mac
Hide thumbs Also See for Virtex-4:
Table of Contents

Advertisement

Appendix A: Ethernet MAC Timing Model
Table A-4: PHYEMAC#GTXCLK Switching Characteristics (Cont'd)
Table A-5: PHYEMAC#MIITXCLK Switching Characteristics
Table A-6: PHYEMAC#RXCLK Switching Characteristics
www.BDTIC.com/XILINX
174
Parameter
Tmacckd_SYNC
Tmacdck_SYNC
Tmacckd_NOTINT
Tmacdck_NOTINT
Tmacckd_DISP
Tmacdck_DISP
Tmacckd_DETECT
Tmacdck_DETECT
Tmacckd_ERROR
Tmacdck_ERROR
Clock To Out:
Tmaccko_COMMA
Tmaccko_LOOPBACK
Tmaccko_RESET
Tmaccko_POWER
Tmaccko_SYNC
Tmaccko_DISP
Tmaccko_DISP
Tmaccko_CHAR
Parameter
Clock To Out:
Tmaccko_TXCLK
Tmaccko_TXD
Tmaccko_EN
Tmaccko_ERROR
Parameter
Setup and Hold Relative to Clock:
Tmacckd_COL
Tmacdck_COL
Tmacckd_CRS
Tmacdck_CRS
Tmacckd_RXD
Tmacdck_RXD
Tmacckd_VALID
Tmacdck_VALID
Tmacckd_ERROR
www.xilinx.com
Function
Data Hold
PHYEMAC#RXLOSSOFSYNC
Data Setup
PHYEMAC#RXLOSSOFSYNC
Data Hold
PHYEMAC#RXNOTINTABLE
Data Setup
PHYEMAC#RXNOTINTABLE
Data Hold
PHYEMAC#RXRUNDISP
Data Setup
PHYEMAC#RXRUNDISP
Data Hold
PHYEMAC#SIGNALDET
Data Setup
PHYEMAC#SIGNALDET
Data Hold
PHYEMAC#TXBUFERR
Data Setup
PHYEMAC#TXBUFERR
Data Output
EMAC#PHYENCOMMAALIGN
Data Output
EMAC#PHYLOOPBACKMSB
Data Output
EMAC#PHYMGTTXRESET
Data Output
EMAC#PHYPOWERDOWN
Data Output
EMAC#PHYSYNCACQSTATUS
Data Output
EMAC#PHYTXCHARDISPMODE
Data Output
EMAC#PHYTXCHARDISPVAL
Data Output
EMAC#PHYTXCHARISK
Function
Data Output
EMAC#PHYTXCLK
Data Output
EMAC#PHYTXD
Data Output
EMAC#PHYTXEN
Data Output
EMAC#PHYTXER
Function
Data Hold
PHYEMAC#COL
Data Setup
PHYEMAC#COL
Data Hold
PHYEMAC#CRS
Data Setup
PHYEMAC#CRS
Data Hold
PHYEMAC#RXD
Data Setup
PHYEMAC#RXD
Data Hold
PHYEMAC#RXDV
Data Setup
PHYEMAC#RXDV
Data Hold
PHYEMAC#RXER
Embedded Tri-Mode Ethernet MAC User Guide
Signal
Signal
Signal
UG074 (v2.2) February 22, 2010
R

Advertisement

Table of Contents
loading

Table of Contents