Xilinx Virtex-4 User Manual page 35

Fpga embedded tri-mode ethernet mac
Hide thumbs Also See for Virtex-4:
Table of Contents

Advertisement

R
Table 2-15: Multi-Gigabit Transceiver Connections (Cont'd)
Signal
EMAC#PHYSYNCACQSTATUS
EMAC#PHYTXCHARDISPMODE
EMAC#PHYTXCHARDISPVAL
EMAC#PHYTXCHARISK
PHYEMAC#RXBUFSTATUS[1:0]
PHYEMAC#RXCHARISCOMMA
PHYEMAC#RXCHARISK
PHYEMAC#RXCHECKINGCRC
PHYEMAC#RXBUFERR
PHYEMAC#RXCOMMADET
PHYEMAC#RXDISPERR
PHYEMAC#RXLOSSOFSYNC[1:0]
PHYEMAC#RXNOTINTABLE
PHYEMAC#RXRUNDISP
PHYEMAC#RXCLKCORCNT[2:0]
PHYEMAC#TXBUFERR
Table 2-16
Table 2-16: PCS/PMA Signals
Signal
PHYEMAC#PHYAD[4:0]
PHYEMAC#SIGNALDET
EMAC#CLIENTANINTERRUPT
www.BDTIC.com/XILINX
Embedded Tri-Mode Ethernet MAC User Guide
UG074 (v2.2) February 22, 2010
Direction
The output from the receiver's synchronization state machine of
IEEE Std 802.3, Clause 36.
When asserted High, the received bitstream is synchronized. The
Output
state machine is in one of the SYNC_ACQUIRED states of IEEE
Std 802.3, figures 36-39.
When deasserted Low, no synchronization has been obtained.
Output
Set running disparity for current byte.
Output
Set running disparity value.
Output
K character transmitted in TXDATA.
Receiver Elastic Buffer Status: Bit[1] asserted indicates overflow
Input
or underflow.
Input
Comma detected in RXDATA.
K character received or extra data bit in RXDATA. When
Input
RXNOTINTABLE is asserted, this signal becomes the tenth bit in
RXDATA.
Input
Reserved - tied to GND.
Input
Reserved - tied to GND.
Input
Reserved - tied to GND.
Input
Disparity error in RXDATA.
Input
Reserved - tied to GND.
Input
Indicates non-existent 8B/10 code.
Running disparity in the received serial data. When
Input
RXNOTINTABLE is asserted in RXDATA, this signal becomes
the ninth data bit.
Input
Status showing the occurrence of a clock correction.
Input
TX buffer error (overflow or underflow).
shows the PCS/PMA signals.
Direction
Physical interface address of MDIO register set for the PCS
Input
sublayer.
Signal direct from PMD sublayer indicating the presence of light
detected at the optical receiver, as defined in IEEE Std 802.3,
Clause 36. If asserted High, the optical receiver has detected light.
Input
If deasserted Low, indicates the absence of light.
If unused, this signal should be tied High for correct operation.
Output
Interrupt upon auto-negotiation.
www.xilinx.com
Ethernet MAC Signal Descriptions
Description
Description
35

Advertisement

Table of Contents
loading

Table of Contents