Xilinx ZCU102 User Manual page 82

SFP+
Four (4) PL-side GTH transceivers in Bank 228 are provided for the quad SFP+ interface.
Available GTH reference clocks include a programmable Si570 clock, and a jitter attenuated
recovered clock from a Si5328.
SFP+ modules typically provide an I2C based control interface. This I2C interface is
accessible for each individual SFP+ module through the I2C multiplexer topology on the
ZCU102.
HDMI
Three (3) PL-side GTH transceivers are dedicated for HDMI source and sink. Modes
supported are 4K, 2K at 60 f/s and 2160p60. External circuitry for interfacing TMDS signals
with the GTH transceivers is required.
SMA
One (1) MGT in Bank 128 is provided on a SMA connector pair. Available MGT clocks include
a user provided MGT reference clock on an SMA connector pair, and a programmable Si570
clock. Table 3-35
ZCU102 Evaluation Board User Guide
UG1182 (v1.2) March 20, 2017
lists GTH bank 128 connections.
www.xilinx.com
Chapter 3: Board Component Descriptions
Send Feedback
82