Xilinx ZCU102 User Manual page 117

#Other net PACKAGE_PIN U27 - GTR_REF_CLK_USB3_C_P
#Other net PACKAGE_PIN U28 - GTR_REF_CLK_USB3_C_N
#Other net PACKAGE_PIN U31 - GTR_REF_CLK_DP_C_P
#Other net PACKAGE_PIN U32 - GTR_REF_CLK_DP_C_N
#MEMORY
#DDR4 SODIMM J1 is a PS DDR Bank 504 Interface
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net PACKAGE_PIN AG25
#Other net PACKAGE_PIN AF22
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
#Other net
ZCU102 Evaluation Board User Guide
UG1182 (v1.2) March 20, 2017
PACKAGE_PIN AP30
PACKAGE_PIN AL28
PACKAGE_PIN AK27
PACKAGE_PIN AJ25
PACKAGE_PIN AL25
PACKAGE_PIN AK25
PACKAGE_PIN AK24
PACKAGE_PIN AM24
PACKAGE_PIN AP26
PACKAGE_PIN AP27
PACKAGE_PIN AP25
PACKAGE_PIN AN24
PACKAGE_PIN AM29
PACKAGE_PIN AM28
PACKAGE_PIN AM26
PACKAGE_PIN AM25
- DDR4_SODIMM_ACT_B
- DDR4_SODIMM_ALERT_B
PACKAGE_PIN AH26
PACKAGE_PIN AG26
PACKAGE_PIN AK28
PACKAGE_PIN AH27
PACKAGE_PIN AN27 - DDR4_SODIMM_CK0_C
PACKAGE_PIN AL27 - DDR4_SODIMM_CK1_C
PACKAGE_PIN AN26
PACKAGE_PIN AL26
PACKAGE_PIN AN29 - DDR4_SODIMM_CKE0
PACKAGE_PIN AJ27 - DDR4_SODIMM_CKE1
PACKAGE_PIN AN28 - DDR4_SODIMM_CS0_B
PACKAGE_PIN AL30 - DDR4_SODIMM_CS1_B
PACKAGE_PIN AN17
PACKAGE_PIN AM21
PACKAGE_PIN AK19
PACKAGE_PIN AH24
PACKAGE_PIN AH31
PACKAGE_PIN AE30
PACKAGE_PIN AJ31
PACKAGE_PIN AE34
PACKAGE_PIN AN34
PACKAGE_PIN AP20
PACKAGE_PIN AP18
PACKAGE_PIN AP19
PACKAGE_PIN AP17
PACKAGE_PIN AM20
PACKAGE_PIN AM19
PACKAGE_PIN AM18
PACKAGE_PIN AL18
PACKAGE_PIN AP22
PACKAGE_PIN AP21
PACKAGE_PIN AP24 - DDR4_SODIMM_DQ10
PACKAGE_PIN AN23 - DDR4_SODIMM_DQ11
PACKAGE_PIN AL21 - DDR4_SODIMM_DQ12
www.xilinx.com
Appendix B:
- DDR4_SODIMM_A1
- DDR4_SODIMM_A10
- DDR4_SODIMM_A11
- DDR4_SODIMM_A12
- DDR4_SODIMM_A13
- DDR4_SODIMM_WE_B
- DDR4_SODIMM_CAS_B
- DDR4_SODIMM_RAS_B
- DDR4_SODIMM_A2
- DDR4_SODIMM_A3
- DDR4_SODIMM_A4
- DDR4_SODIMM_A5
- DDR4_SODIMM_A6
- DDR4_SODIMM_A7
- DDR4_SODIMM_A8
- DDR4_SODIMM_A9
- DDR4_SODIMM_BA0
- DDR4_SODIMM_BA1
- DDR4_SODIMM_BG0
- DDR4_SODIMM_BG1
- DDR4_SODIMM_CK0_T
- DDR4_SODIMM_CK1_T
- DDR4_SODIMM_DM0_B
- DDR4_SODIMM_DM1_B
- DDR4_SODIMM_DM2_B
- DDR4_SODIMM_DM3_B
- DDR4_SODIMM_DM4_B
- DDR4_SODIMM_DM5_B
- DDR4_SODIMM_DM6_B
- DDR4_SODIMM_DM7_B
- DDR4_SODIMM_DM8_B
- DDR4_SODIMM_DQ0
- DDR4_SODIMM_DQ1
- DDR4_SODIMM_DQ2
- DDR4_SODIMM_DQ3
- DDR4_SODIMM_DQ4
- DDR4_SODIMM_DQ5
- DDR4_SODIMM_DQ6
- DDR4_SODIMM_DQ7
- DDR4_SODIMM_DQ8
- DDR4_SODIMM_DQ9
Master Constraints File Listing
Bank 504 - PS_DDR_A1
Bank 504 - PS_DDR_A10
Bank 504 - PS_DDR_A11
Bank 504 - PS_DDR_A12
Bank 504 - PS_DDR_A13
Bank 504 - PS_DDR_A14
Bank 504 - PS_DDR_A15
Bank 504 - PS_DDR_A16
Bank 504 - PS_DDR_A2
Bank 504 - PS_DDR_A3
Bank 504 - PS_DDR_A4
Bank 504 - PS_DDR_A5
Bank 504 - PS_DDR_A6
Bank 504 - PS_DDR_A7
Bank 504 - PS_DDR_A8
Bank 504 - PS_DDR_A9
Bank 504 - PS_DDR_ACT_N
Bank 504 - PS_DDR_ALERT_N
Bank 504 - PS_DDR_BA0
Bank 504 - PS_DDR_BA1
Bank 504 - PS_DDR_BG0
Bank 504 - PS_DDR_BG1
Bank 504 - PS_DDR_CK_N0
Bank 504 - PS_DDR_CK_N1
Bank 504 - PS_DDR_CK0
Bank 504 - PS_DDR_CK1
Bank 504 - PS_DDR_CKE0
Bank 504 - PS_DDR_CKE1
Bank 504 - PS_DDR_CS_N0
Bank 504 - PS_DDR_CS_N1
Bank 504 - PS_DDR_DM0
Bank 504 - PS_DDR_DM1
Bank 504 - PS_DDR_DM2
Bank 504 - PS_DDR_DM3
Bank 504 - PS_DDR_DM4
Bank 504 - PS_DDR_DM5
Bank 504 - PS_DDR_DM6
Bank 504 - PS_DDR_DM7
Bank 504 - PS_DDR_DM8
Bank 504 - PS_DDR_DQ0
Bank 504 - PS_DDR_DQ1
Bank 504 - PS_DDR_DQ2
Bank 504 - PS_DDR_DQ3
Bank 504 - PS_DDR_DQ4
Bank 504 - PS_DDR_DQ5
Bank 504 - PS_DDR_DQ6
Bank 504 - PS_DDR_DQ7
Bank 504 - PS_DDR_DQ8
Bank 504 - PS_DDR_DQ9
Bank 504 - PS_DDR_DQ10
Bank 504 - PS_DDR_DQ11
Bank 504 - PS_DDR_DQ12
Send Feedback
117