Xilinx ZCU102 User Manual page 125

set_property PACKAGE_PIN J32
set_property PACKAGE_PIN J31
set_property PACKAGE_PIN K34
set_property PACKAGE_PIN K33
set_property PACKAGE_PIN H30
set_property PACKAGE_PIN H29
set_property PACKAGE_PIN H34
set_property PACKAGE_PIN H33
set_property PACKAGE_PIN G32
set_property PACKAGE_PIN G31
set_property PACKAGE_PIN F34
set_property PACKAGE_PIN F33
set_property PACKAGE_PIN AF5
set_property IOSTANDARD
set_property PACKAGE_PIN AE5
set_property IOSTANDARD
set_property PACKAGE_PIN AJ5
set_property IOSTANDARD
set_property PACKAGE_PIN AJ6
set_property IOSTANDARD
set_property PACKAGE_PIN AD1
set_property IOSTANDARD
set_property PACKAGE_PIN AD2
set_property IOSTANDARD
set_property PACKAGE_PIN AJ1
set_property IOSTANDARD
set_property PACKAGE_PIN AH1
set_property IOSTANDARD
set_property PACKAGE_PIN AF1
set_property IOSTANDARD
set_property PACKAGE_PIN AF2
set_property IOSTANDARD
set_property PACKAGE_PIN AH3
set_property IOSTANDARD
set_property PACKAGE_PIN AG3
set_property IOSTANDARD
set_property PACKAGE_PIN AJ2
set_property IOSTANDARD
set_property PACKAGE_PIN AH2
set_property IOSTANDARD
set_property PACKAGE_PIN AE4
set_property IOSTANDARD
set_property PACKAGE_PIN AD4
set_property IOSTANDARD
set_property PACKAGE_PIN AF3
set_property IOSTANDARD
set_property PACKAGE_PIN AE3
set_property IOSTANDARD
set_property PACKAGE_PIN AE1
set_property IOSTANDARD
set_property PACKAGE_PIN AE2
set_property IOSTANDARD
set_property PACKAGE_PIN AJ4
set_property IOSTANDARD
set_property PACKAGE_PIN AH4
set_property IOSTANDARD
set_property PACKAGE_PIN AF8
set_property IOSTANDARD
set_property PACKAGE_PIN AE8
ZCU102 Evaluation Board User Guide
UG1182 (v1.2) March 20, 2017
Appendix B:
[get_ports "FMC_HPC1_DP5_C2M_N"]
[get_ports "FMC_HPC1_DP5_C2M_P"]
[get_ports "FMC_HPC1_DP5_M2C_N"]
[get_ports "FMC_HPC1_DP5_M2C_P"]
[get_ports "FMC_HPC1_DP6_C2M_N"]
[get_ports "FMC_HPC1_DP6_C2M_P"]
[get_ports "FMC_HPC1_DP6_M2C_N"]
[get_ports "FMC_HPC1_DP6_M2C_P"]
[get_ports "FMC_HPC1_DP7_C2M_N"]
[get_ports "FMC_HPC1_DP7_C2M_P"]
[get_ports "FMC_HPC1_DP7_M2C_N"]
[get_ports "FMC_HPC1_DP7_M2C_P"]
[get_ports "FMC_HPC1_LA00_CC_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA00_CC_N"]
[get_ports "FMC_HPC1_LA00_CC_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA00_CC_P"]
[get_ports "FMC_HPC1_LA01_CC_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA01_CC_N"]
[get_ports "FMC_HPC1_LA01_CC_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA01_CC_P"]
[get_ports "FMC_HPC1_LA02_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA02_N"]
[get_ports "FMC_HPC1_LA02_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA02_P"]
[get_ports "FMC_HPC1_LA03_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA03_N"]
[get_ports "FMC_HPC1_LA03_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA03_P"]
[get_ports "FMC_HPC1_LA04_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA04_N"]
[get_ports "FMC_HPC1_LA04_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA04_P"]
[get_ports "FMC_HPC1_LA05_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA05_N"]
[get_ports "FMC_HPC1_LA05_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA05_P"]
[get_ports "FMC_HPC1_LA06_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA06_N"]
[get_ports "FMC_HPC1_LA06_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA06_P"]
[get_ports "FMC_HPC1_LA07_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA07_N"]
[get_ports "FMC_HPC1_LA07_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA07_P"]
[get_ports "FMC_HPC1_LA08_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA08_N"]
[get_ports "FMC_HPC1_LA08_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA08_P"]
[get_ports "FMC_HPC1_LA09_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA09_N"]
[get_ports "FMC_HPC1_LA09_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA09_P"]
[get_ports "FMC_HPC1_LA10_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA10_N"]
[get_ports "FMC_HPC1_LA10_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA10_P"]
[get_ports "FMC_HPC1_LA11_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA11_N"]
[get_ports "FMC_HPC1_LA11_P"]
www.xilinx.com
Master Constraints File Listing
Send Feedback
125