Xilinx ZCU102 User Manual page 126

set_property IOSTANDARD
set_property PACKAGE_PIN AD6
set_property IOSTANDARD
set_property PACKAGE_PIN AD7
set_property IOSTANDARD
set_property PACKAGE_PIN AH8
set_property IOSTANDARD
set_property PACKAGE_PIN AG8
set_property IOSTANDARD
set_property PACKAGE_PIN AH6
set_property IOSTANDARD
set_property PACKAGE_PIN AH7
set_property IOSTANDARD
set_property PACKAGE_PIN AE9
set_property IOSTANDARD
set_property PACKAGE_PIN AD10
set_property IOSTANDARD
set_property PACKAGE_PIN AG9
set_property IOSTANDARD
set_property PACKAGE_PIN AG10
set_property IOSTANDARD
set_property PACKAGE_PIN AA5
set_property IOSTANDARD
set_property PACKAGE_PIN Y5
set_property IOSTANDARD
set_property PACKAGE_PIN Y7
set_property IOSTANDARD
set_property PACKAGE_PIN Y8
set_property IOSTANDARD
set_property PACKAGE_PIN AA10
set_property IOSTANDARD
set_property PACKAGE_PIN AA11
set_property IOSTANDARD
set_property PACKAGE_PIN AB10
set_property IOSTANDARD
set_property PACKAGE_PIN AB11
set_property IOSTANDARD
set_property PACKAGE_PIN AC11
set_property IOSTANDARD
set_property PACKAGE_PIN AC12
set_property IOSTANDARD
set_property PACKAGE_PIN AG11
set_property IOSTANDARD
set_property PACKAGE_PIN AF11
set_property IOSTANDARD
set_property PACKAGE_PIN AF12
set_property IOSTANDARD
set_property PACKAGE_PIN AE12
set_property IOSTANDARD
set_property PACKAGE_PIN AH11
set_property IOSTANDARD
set_property PACKAGE_PIN AH12
set_property IOSTANDARD
set_property PACKAGE_PIN AF10
set_property IOSTANDARD
set_property PACKAGE_PIN AE10
set_property IOSTANDARD
set_property PACKAGE_PIN R12
set_property IOSTANDARD
ZCU102 Evaluation Board User Guide
UG1182 (v1.2) March 20, 2017
Appendix B:
LVCMOS18 [get_ports "FMC_HPC1_LA11_P"]
[get_ports "FMC_HPC1_LA12_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA12_N"]
[get_ports "FMC_HPC1_LA12_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA12_P"]
[get_ports "FMC_HPC1_LA13_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA13_N"]
[get_ports "FMC_HPC1_LA13_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA13_P"]
[get_ports "FMC_HPC1_LA14_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA14_N"]
[get_ports "FMC_HPC1_LA14_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA14_P"]
[get_ports "FMC_HPC1_LA15_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA15_N"]
[get_ports "FMC_HPC1_LA15_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA15_P"]
[get_ports "FMC_HPC1_LA16_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA16_N"]
[get_ports "FMC_HPC1_LA16_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA16_P"]
[get_ports "FMC_HPC1_LA17_CC_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA17_CC_N"]
[get_ports "FMC_HPC1_LA17_CC_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA17_CC_P"]
[get_ports "FMC_HPC1_LA18_CC_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA18_CC_N"]
[get_ports "FMC_HPC1_LA18_CC_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA18_CC_P"]
[get_ports "FMC_HPC1_LA19_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA19_N"]
[get_ports "FMC_HPC1_LA19_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA19_P"]
[get_ports "FMC_HPC1_LA20_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA20_N"]
[get_ports "FMC_HPC1_LA20_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA20_P"]
[get_ports "FMC_HPC1_LA21_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA21_N"]
[get_ports "FMC_HPC1_LA21_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA21_P"]
[get_ports "FMC_HPC1_LA22_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA22_N"]
[get_ports "FMC_HPC1_LA22_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA22_P"]
[get_ports "FMC_HPC1_LA23_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA23_N"]
[get_ports "FMC_HPC1_LA23_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA23_P"]
[get_ports "FMC_HPC1_LA24_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA24_N"]
[get_ports "FMC_HPC1_LA24_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA24_P"]
[get_ports "FMC_HPC1_LA25_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA25_N"]
[get_ports "FMC_HPC1_LA25_P"]
LVCMOS18 [get_ports "FMC_HPC1_LA25_P"]
[get_ports "FMC_HPC1_LA26_N"]
LVCMOS18 [get_ports "FMC_HPC1_LA26_N"]
www.xilinx.com
Master Constraints File Listing
Send Feedback
126