Cisco Asr 1000 Series Aggregation Services Routers Sip And Spa Software Configuration Guide, Cisco Ios - Cisco ASR 1000 Series Software Configuration Manual

Aggregation services routers sip and spa, cisco ios xe everest 16.5
Table of Contents

Advertisement

Configuration Examples
The following example provides sample output for interface port 1 on the SPA located in the first subslot of
the SIP that is installed in slot 2 of the Cisco ASR 1000 Series Routers:
Router# show controllers serial 2/0/2
Serial2/0/2 -
Framing is c-bit, Clock Source is Line
Bandwidth limit is 44210, DSU mode 0, Cable length is 10
rx FEBE since last clear counter 0, since reset 0
Data in current interval (807 seconds elapsed):
Data in Interval 1:
Data in Interval 2:
Data in Interval 3:
Data in Interval 4:
Total Data (last 44 15 minute intervals):
Transmitter is sending AIS.
Receiver has loss of signal.
No FEAC code is being received
MDL transmission is disabled
Configuration Examples
This section includes the following configuration examples:
DSU Configuration Example
The following example configures DSU on interface port 0 on slot 2, subslot:
! Specify the serial interface and enter interface configuration mode
!
Router(config)# interface serial 2/1/0

Cisco ASR 1000 Series Aggregation Services Routers SIP and SPA Software Configuration Guide, Cisco IOS

XE Everest 16.5
272
0 Line Code Violations, 0 P-bit Coding Violation
0 C-bit Coding Violation
0 P-bit Err Secs, 0 P-bit Sev Err Secs
0 Sev Err Framing Secs, 306 Unavailable Secs
500 Line Errored Secs, 0 C-bit Errored Secs, 0 C-bit Sev Err Secs
0 Line Code Violations, 0 P-bit Coding Violation
0 C-bit Coding Violation
0 P-bit Err Secs, 0 P-bit Sev Err Secs
0 Sev Err Framing Secs, 0 Unavailable Secs
564 Line Errored Secs, 0 C-bit Errored Secs, 0 C-bit Sev Err Secs
0 Line Code Violations, 0 P-bit Coding Violation
0 C-bit Coding Violation
0 P-bit Err Secs, 0 P-bit Sev Err Secs
0 Sev Err Framing Secs, 0 Unavailable Secs
564 Line Errored Secs, 0 C-bit Errored Secs, 0 C-bit Sev Err Secs
0 Line Code Violations, 0 P-bit Coding Violation
0 C-bit Coding Violation
0 P-bit Err Secs, 0 P-bit Sev Err Secs
0 Sev Err Framing Secs, 0 Unavailable Secs
562 Line Errored Secs, 0 C-bit Errored Secs, 0 C-bit Sev Err Secs
0 Line Code Violations, 0 P-bit Coding Violation
0 C-bit Coding Violation
0 P-bit Err Secs, 0 P-bit Sev Err Secs
0 Sev Err Framing Secs, 0 Unavailable Secs
560 Line Errored Secs, 0 C-bit Errored Secs, 0 C-bit Sev Err Secs
0 Line Code Violations, 0 P-bit Coding Violation,
0 C-bit Coding Violation,
0 P-bit Err Secs, 0 P-bit Sev Err Secs,
0 Sev Err Framing Secs, 0 Unavailable Secs,
24750 Line Errored Secs, 0 C-bit Errored Secs, 0 C-bit Sev Err Secs
40434 Sev Err Line Secs, 0 Far-End Err Secs, 0 Far-End Sev Err Secs
0 P-bit Unavailable Secs, 0 CP-bit Unavailable Secs
0 CP-bit Far-end Unavailable Secs
0 Near-end path failures, 0 Far-end path failures
Configuring the 2-Port and 4-Port T3/E3 Serial SPA
OL-14127-17

Advertisement

Table of Contents
loading

Table of Contents