Comparison Of Rules Vs. A Pci - Pci Bridge; Transaction Ordering - Intel 6300ESB Datasheet

I/o controller hub
Hide thumbs Also See for 6300ESB:
Table of Contents

Advertisement

(normal completion status on the Hub Interface, TRDY# on PCI-X). When more than
one data transfer is requested, the Intel
disconnect operation during the first data phase.
18.5

Transaction Ordering

18.5.1
Comparison of Rules vs. a PCI – PCI Bridge
When a PCI segment is in PCI (PCI-X) mode, the Intel
producer-consumer model of a PCI – PCI bridge.
the PCI Specification, Rev 2.2 for PCI, and Section 8.4.4 of the PCI-X Addendum for
PCI-X. The shaded entries represent differences from that table, and an explanation of
the differences:
Table 583. Comparison of Rules vs. A PCI – PCI Bridge
Row Pass Col?
Posted Write
Delayed (Split) Read
Request
Delayed (Split)
Write Request
Delayed (Split) Read
Completion
Delayed (Split)
Write Completion
NOTES:
1. Subsequent requests only (prefetches). All inbound initial requests are in order.
2. In a bridge, these are allowed to be yes/no.
3. In a bridge, these are allowed to be yes/no. These particular entries are "No" because the
®
Intel
configuration writes).
18.5.2
Other Notes
Ordering relationships are established for the following classes of transactions crossing
®
the Intel
The Intel
write transaction.
The Intel
the same dWord address.
The Intel
same address into a single write transaction – the PCI Local Bus Specification does
not permit this.
®
Intel
6300ESB I/O Controller Hub
DS
652
Posted
Write
No
No
No
No
2
No
6300ESB ICH does not accept inbound write requests that are not posted (I/O writes,
6300ESB ICH:
®
6300ESB ICH does not combine separate write transactions into a single
®
6300ESB ICH does not merge bytes on separate write transactions to
®
6300ESB ICH does not collapse sequential write transactions to the
®
6300ESB ICH responds with a target
®
6300ESB ICH follows the
Table 583
Delayed
Delayed
(Split)
(Split)
Read
Write
3
Request
Request
Yes
Yes
1
2
1
2
Yes
No
Yes
No
2
2
No
No
Yes
Yes
Yes
Yes
®
Intel
6300ESB ICH—18
is taken from Appendix E of
Delayed
Delayed
(Split)
(Split)
Write
Read
Completion
Completion
3
Yes
Yes
2
2
No
Yes
Yes
Yes
3
2
3
No
Yes
No
Yes
2
2
2
No
Yes
No
Yes
2
2
2
No
Yes
No
Yes
November 2007
Order Number: 300641-004US
2
2
2
2

Advertisement

Table of Contents
loading

Table of Contents