Offset Base + (04 - 05H): Usbintr-Interrupt Enable Register - Intel 6300ESB Datasheet

I/o controller hub
Hide thumbs Also See for 6300ESB:
Table of Contents

Advertisement

®
10—Intel
6300ESB ICH
Table 373. Offset 02 - 03h: USBSTA—USB Status Register (Sheet 2 of 2)
29
Device:
02 - 03h
Offset:
0020h
Default Value:
Bits
Name
Resume Detect
2
(RSM_DET)
1
USB Error Interrupt
0
USB Interrupt (USBINT)
10.2.3
Offset Base + (04 - 05h): USBINTR—Interrupt
Enable Register
Note: This register enables and disables reporting of the corresponding interrupt to the
software. When a bit is set and the corresponding interrupt is active, an interrupt is
generated to the host. Fatal errors (Host Controller Processor Error-bit 4, USBSTS
Register) cannot be disabled by the host controller. Interrupt sources that are disabled
in this register still appear in the Status Register to allow the software to poll for
events.
Table 374. Offset Base + (04 - 05h): USBINTR—Interrupt Enable Register (Sheet
1 of 2)
29
Device:
Base + (04-05h)
Offset:
0000h
Default Value:
Bits
Name
15:5
Reserved
4
Scratchpad
Short Packet Interrupt
3
Enable
November 2007
Order Number: 300641-004US
Attribute:
Description
0 = Software resets this bit to '0' by writing a '1' to the bit
position.
1 = The Host Controller received a "RESUME" signal from a
USB device. This is only valid when the Host Controller is
in a global suspend state (bit 3 of Command register =
1).
0 = Software resets this bit to '0' by writing a '1' to the bit
position.
1 = Completion of a USB transaction resulted in an error
condition (e.g., error counter underflow). When the TD
on which the error interrupt occurred also had its IOC bit
set, both this bit and Bit '0' are set.
0 = Software resets this bit to '0' by writing a '1' to the bit
position.
1 = The Host Controller sets this bit when the cause of an
interrupt is a completion of a USB transaction whose
Transfer Descriptor had its IOC bit set. Also set when a
short packet is detected (actual length field in TD is less
than maximum length field in TD) and short packet
detection is enabled in that TD.
Attribute:
Description
Reserved.
Scratchpad.
0 = Disabled.
1 = Enabled.
X
Function:
Rea/Write Clear
16-bit
Size:
X
Function:
Read/Write
16-bit
Size:
Intel
Access
R/WC
R/WC
R/WC
Access
R/W
R/W
®
6300ESB I/O Controller Hub
DS
479

Advertisement

Table of Contents
loading

Table of Contents