12.2.12 Offset 0Dh: Aux_Ctl-Auxiliary Control Register; Offset 0Eh: Smlink_Pin_Ctl-Smlink Pin Control Register - Intel 6300ESB Datasheet

I/o controller hub
Hide thumbs Also See for 6300ESB:
Table of Contents

Advertisement

12.2.12 Offset 0Dh: AUX_CTL—Auxiliary Control Register
Table 451. Offset 0Dh: AUX_CTL—Auxiliary Control Register
31
Device:
0Dh
Offset:
00h
Default Value:
No
Lockable:
Bits
Name
7:2
Reserved
Enable 32-byte Buffer
1
(E32B)
Automatically Append
0
CRC (AAC)
12.2.13 Offset 0Eh: SMLINK_PIN_CTL—SMLink Pin Control
Register
Note: This register is in the resume well and is reset by RSMRST#.
Table 452. Offset 0Eh: SMLINK_PIN_CTL—SMLink Pin Control Register
31
Device:
0Eh
Offset:
See Note
Default Value:
Bits
Name
7:3
Reserved
2
SMLINK_CLK_CTL
1
SMLINK1_CUR_STS
0
SMLINK0_CUR_STS
®
Intel
6300ESB I/O Controller Hub
DS
544
Attribute:
Power Well:
Description
Reserved.
When set, the Host Block Data register is a pointer into a
32-byte buffer, as opposed to a single register. This enables
the block commands to transfer or receive up to 32 bytes
®
before the Intel
6300ESB ICH generates an interrupt.
®
When set, the Intel
6300ESB ICH will automatically append
the CRC. This bit must not be changed during SMBus
transactions, or undetermined behavior will result
Attribute:
Description
Reserved.
This Read/Write bit has a default of 1.
®
0 = The Intel
6300ESB ICH will drive the SMLINK[0] pin
low, independent of what the other SMLINK logic would
otherwise indicate for the SMLINK[0] pin.
1 = The SMLINK[0] pin is not overdriven low. The other
SMLINK logic controls the state of the pin.
This read-only bit has a default value that is dependent on an
external signal level. This pin returns the value on the
SMLINK[1] pin. It will be '1' to indicate high, '0' to indicate
low. This allows software to read the current state of the pin.
This read-only bit has a default value that is dependent on an
external signal level. This pin returns the value on the
SMLINK[0] pin. It will be '1' to indicate high, '0' to indicate
low. This allows software to read the current state of the pin.
3
Function:
Read/Write
8-bit
Size:
Resume
3
Function:
Read/Write
8-bit
Size:
Order Number: 300641-004US
®
Intel
6300ESB ICH—12
Access
R/W
R/W
Access
R/W
RO
RO
November 2007

Advertisement

Table of Contents
loading

Table of Contents