Mitsubishi Q00JCPU User Manual page 803

Hide thumbs Also See for Q00JCPU:
Table of Contents

Advertisement

APPENDICES
Number
Name
Block information
using dedicated
OFF : Block is secured
instruction of Multiple
SM796
ON : Block set by SD796
CPU high speed
transmission (for CPU
No.1)
Block information
using dedicated
OFF : Block is secured
instruction of Multiple
SM797
ON : Block set by SD797
CPU high speed
transmission (for CPU
No.2)
Block information
using dedicated
OFF : Block is secured
instruction of Multiple
SM798
ON : Block set by SD798
CPU high speed
transmission (for CPU
No.3)
Block information
using dedicated
OFF : Block is secured
instruction of Multiple
SM799
ON : Block set by SD799
CPU high speed
transmission (for CPU
No.4)
*7: The Universal model QCPU except the Q02UCPU.
TableApp.8 Special relay
Meaning
• Turns ON when the number of the remaining blocks
of the dedicated instruction transmission area used
for the dedicated instruction of Multiple CPU high
speed transmission (target CPU = CPU No.1) is less
cannot be secured
than the number of blocks specified by SD796.
Turns ON at instruction execution. Turns OFF when
the empty area exists at END processing.
• Turns ON when the number of the remaining blocks
of the dedicated instruction transmission area used
for the dedicated instruction of Multiple CPU high
speed transmission (target CPU = CPU No.2) is less
cannot be secured
than the number of blocks specified by SD797.
Turns ON at instruction execution. Turns OFF when
the empty area exists at END processing.
• Turns ON when the number of the remaining blocks
of the dedicated instruction transmission area used
for the dedicated instruction of Multiple CPU high
speed transmission (target CPU = CPU No.3) is less
cannot be secured
than the number of blocks specified by SD798.
Turns ON at instruction execution. Turns OFF when
the empty area exists at END processing.
• Turns ON when the number of the remaining blocks
of the dedicated instruction transmission area used
for the dedicated instruction of Multiple CPU high
speed transmission (target CPU = CPU No.4) is less
cannot be secured
than the number of blocks specified by SD799.
Turns ON at instruction execution. Turns OFF when
the empty area exists at END processing.
Explanation
(When Set)
S (When
instruction/END
processing
executed)
S (When
instruction/END
processing
executed)
S (When
instruction/END
processing
executed)
S (When
instruction/END
processing
executed)
Appendix 1 Special Relay List
Corres-
ponding
Set by
Corresponding
ACPU
CPU
M9
New
QnU
New
QnU
New
QnU
*7
New
QnU
App
9
10
11
12
- 14

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents