Motorola MPC8260 PowerQUICC II User Manual page 456

Motorola processor users manual
Table of Contents

Advertisement

Part IV. Communications Processor Module
Route
SI RAM
Channel #
Time-Slot
Assigner (TSA)
TDM A, B, C, D
TDM A, B, C, D
Strobes
If the time-slot assigner (TSA) is not used as intended, it can be used to generate complex
wave forms on dedicated output pins. For instance, it can program these pins to implement
stepper motor control or variable-duty cycle and period control on-the-ßy.
14-2
Tx/Rx
Mode
RAM
Register
Control
Multi-Channel
RAM
Controllers
(MCCs)
To: SMC1 SMC2 SCC1 SCC2 SCC3 SCC4 FCC1 FCC2 FCC3
MUX
SMC1 SMC2 SCC1 SCC2 SCC3 SCC4 MII1/
Note:
The CPM mux and the MCCs are not part of the SI.
Pins
(See their respective chapters for details.)
Figure 14-1. SI Block Diagram
MPC8260 PowerQUICC II UserÕs Manual
Command
Status
Register
Register
Peripheral Bus
MUX
MUX
MUX
MUX
Nonmultiplexed Serial Interface (NMSI) Pins
Shadow
Address
Register
CPM Mux
Clock
Route
MUX
MUX
MUX
MUX
MII2/
UTOPIA UTOPIA
8
16
MOTOROLA
MII3

Advertisement

Table of Contents
loading

Table of Contents