Table of Contents
Advertisement
30.17 Ethernet Error-Handling Procedure
The Ethernet controller reports frame reception and transmission error conditions using the
channel BDs, the error counters, and the FCC event register.
Transmission errors are described in Table 30-6.
Error
Transmitter underrun
The controller sends 32 bits that ensure a CRC error, terminates buffer transmission, closes
the buffer, sets TxBD[UN] and FCCE[TXE]. The controller resumes transmission after
receiving the
Carrier sense lost during
If no collision is detected in the frame, the controller sets TxBD[CSL] and FCCE[TXE], and it
frame transmission
continues the buffer transmission normally. No retries are performed as a result of this error.
Retransmission
The controller terminates buffer transmission, closes the buffer, sets TxBD[RL] and
attempts limit expired
FCCE[TXE]. Transmission resumes after receiving the
Late collision
The controller terminates buffer transmission, closes the buffer, sets TxBD[LC] and
FCCE[TXE]. The controller resumes transmission after receiving the
command. Note that late collision parameters are deÞned in FPSMR[LCW].
Reception errors are described in Table 30-7.
Error
Overrun error
The Ethernet controller maintains an internal FIFO buffer for receiving data. If a receiver FIFO buffer
overrun occurs, the controller writes the received data byte to the internal FIFO buffer over the
previously received byte. The previous data byte and frame status are lost. The controller closes the
buffer, sets RxBD[OV] and FCCE[RXF], and increments the discarded frame counter (DISFC). The
receiver then enters hunt mode.
Busy error
A frame is received and discarded due to a lack of buffers. The controller sets FCCE[BSY] and
increments the discarded frame counter (DISFC).
Non-octet error
The Ethernet controller handles a nibble of dribbling bits when the receive frame terminates as
(dribbling bits)
nonoctet aligned and it checks the CRC of the frame on the last octet boundary. If there is a CRC
error, the frame nonoctet aligned (RxBD[NO]) error is reported, FCCE[RXF] is set, and the
alignment error counter (ALEC) in the parameter RAM is incremented. If there is no CRC error, no
error is reported.
CRC error
When a CRC error occurs, the controller closes the buffer, and sets RxBD[CR] and FCCE[RXF].
Also, the CRC error counter (CRCEC) in the parameter RAM is incremented. After receiving a frame
with a CRC error, the receiver enters hunt mode. CRC checking cannot be disabled, but the CRC
error can be ignored if checking is not required.
30.18 Fast Ethernet Registers
The following sections describe registers used for conÞguring and operating the Fast
Ethernet controller.
MOTOROLA
Table 30-6. Transmission Errors
command.
RESTART TRANSMIT
Table 30-7. Reception Errors
Description
Chapter 30. Fast Ethernet Controller
Part IV. Communications Processor Module
Response
RESTART TRANSMIT
command.
RESTART TRANSMIT
30-19
Advertisement
Table of Contents
