Scc Uart Transmit Buffer Descriptor (Txbd) - Motorola MPC8260 PowerQUICC II User Manual

Motorola processor users manual
Table of Contents

Advertisement

Part IV. Communications Processor Module
Table 20-10. SCC UART RxBD Status and Control Field Descriptions (Continued)
Bits Name
10
BR
Break received. Set when a break sequence is received as data is being received into this buffer.
11
FR
Framing error. Set when a character with a framing error (a character without a stop bit) is received and
located in the last byte of this buffer. A new Rx buffer is used to receive subsequent data.
12
PR
Parity error. Set when a character with a parity error is received and located in the last byte of this buffer.
A new Rx buffer is used to receive subsequent data.
13
Ñ
Reserved, should be cleared.
14
OV
Overrun. Set when a receiver overrun occurs during reception.
15
CD
Carrier detect lost. Set when the carrier detect signal is negated during reception.
Section 19.2, ÒSCC Buffer Descriptors (BDs),Ó describes the data length and buffer pointer
Þelds.

20.18 SCC UART Transmit Buffer Descriptor (TxBD)

The CPM uses BDs to conÞrm transmission and indicate error conditions so the core knows
that buffers have been serviced. Figure 20-9 shows the SCC UART TxBD.
0
1
Offset + 0
R
Ñ
Offset + 2
Offset + 4
Offset + 6
Figure 20-9. SCC UART Transmit Buffer Descriptor (TxBD)
Table 20-11 describes TxBD status and control Þelds.
Table 20-11. SCC UART TxBD Status and Control Field Descriptions
Bit
Name
0
R
Ready.
0 The buffer is not ready. This BD and buffer can be modiÞed. The CPM automatically clears R after
the buffer is sent or an error occurs.
1 The user-prepared buffer is waiting to begin transmission or is being transmitted. Do not modify the
BD once R is set.
1
Ñ
Reserved, should be cleared.
2
W
Wrap (last buffer descriptor in TxBD table).
0 Not the last BD in the table.
1 Last BD in the table. After this buffer is used, the CPM sends data using the BD pointed to by
TBASE. The number of TxBDs in this table is determined only by the W bit and space constraints of
the dual-port RAM.
20-18
2
3
4
5
W
I
CR
A
CM
MPC8260 PowerQUICC II UserÕs Manual
Description
6
7
8
9
10
P
NS
Data Length
Tx Buffer Pointer
Description
11
12
13
14
15
Ñ
CT
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents