Fcc Status Register (Fccs) - Motorola MPC8260 PowerQUICC II User Manual

Part IV. Communications Processor Module
Frame
Received by HDLC
Time
RXD Line Idle
CD
HDLC FCCE
CD
Events
Notes:
1. RXB event assumes receive buffers are 6 bytes each.
2. The second IDL event occurs after 15 ones are received in a row.
3. The FLG interrupts show the beginning and end of flag reception.
4. The FLG interrupt at the end of the frame may precede the RXF interrupt due to receive FIFO latency.
5. The CD event must be programmed in the parallel I/O port, not in the FCC itself.
6. F = flag, A = address byte, C = control byte, I = information byte, and CR = CRC byte
Frame
Transmitted by HDLC
TXD
RTS
CTS
HDLC FCCE
Events
Notes:
1. TXB event shown assumes all three bytes were put into a single buffer.
2. Example shows one additional opening flag. This is programmable.
3. The CT event must be programmed in the parallel I/O port, not in the FCC itself.

31.10 FCC Status Register (FCCS)

The FCCS register, shown in Figure 31-9, allows the user to monitor real-time status
conditions on the RXD line. The real-time status of the CTS and CD signals are part of the
parallel I/O port; see Chapter 35, ÒParallel I/O Ports.Ó
Bits 0
Field
Reset
R/W
Addr
31-16
Stored in Rx Buffer
F F A A C I
IDL FLG FLG
Stored in Tx Buffer
Line Idle F F
CT
Figure 31-8. HDLC Interrupt Event Example
1 2
Ñ
0x11318 (FCCS1), 0x11338 (FCCS2), 0x11358 (FCCS3)
Figure 31-9. FCC Status Register (FCCS)
MPC8260 PowerQUICC II UserÕs Manual
I I CR CR F
RXB RXF FLG IDL
FLG
A A C CR CR F
TXB
3 4
0000_0000
R
Line Idle
CD
Line Idle
CT
5 6
FG Ñ
MOTOROLA
7
ID