Motorola MPC8260 PowerQUICC II User Manual page 531

Motorola processor users manual
Table of Contents

Advertisement

Parameter
DMA_WRAP Determines the size of the dedicated IDMA transfer buffer in dual-port RAM. The buffer size is a
multiple of a 60x burst size (k*32 bytes).
SS_MAX
Initialized to (IDMA_transfer_buffer_size - 32) bytes, which is the steady-state maximum transfer size of
IDMA transfer. This condition ensures that the transfer buffer is either Þlled by one SS_MAX bytes
transfer and emptied in one or several transfers, or Þlled by one or several transfers to be emptied in
one SS_MAX bytes transfer. In terms of bursts, if the transfer buffer contains k bursts (each is 32 bytes
long), then SS_MAX equals to k-1 bursts which is (k-1)*32 bytes.
STS/DTS
Source/destination transfer size. These parameters determine the access sizes in which the source/
destination is accessed in steady state of work. At least one of these values (DTS/STS) must be
initialized to the value of SS_MAX.
Figure 18-5 shows the IDMA transfer buffer.
Base Address (aligned to buffer size)
Figure 18-5. IDMA Transfer Buffer in the Dual-Port RAM
Each bufferÕs contents are transferred in three phases:
¥ First phase. The internal transfer buffer is Þlled with [EOB
SS_MAX] bytes, read from the source bus. Then, if EOB
EOB
(alignment to source address)
transfer buffer to the destination bus; or if EOB
[EOB
(destination)
size leaves a remainder of 0Ð31 bytes in the transfer buffer after the last write burst
of the steady-state phase. After the Þrst phase, burst alignment is ensured.
¥ Steady-state phase. The transfer buffer is Þlled with SS_MAX bytes (k-1 bursts),
read from the source bus in STS units. Then, SS_MAX bytes are written to the
destination bus, in DTS units, from the transfer buffer. Because alignment is ensured
from Þrst phase, all bus transfers are bursts. This sequence is repeated until there are
no more than SS_MAX bytes to be transferred. A remainder of 0Ð31 bytes is left in
the transfer buffer after the last burst write.
MOTOROLA
Table 18-3. IDMA Transfer Parameters
EOB[0–31]
128
96
64
32
0
, [EOB
(destination)
+ (k-2)*32] bytes are written bytes are written. This write transfer
Chapter 18. SDMA Channels and IDMA Emulation
Part IV. Communications Processor Module
Description
DMA_WRAP determines IDMA transfer buffer size
SS_MAX
(k-1)*32
(alignment to source address)
(alignment to destination address)
+ SS_MAX] bytes are written from the
> EOB
(destination)
(32 * k) bytes
+
£
,
(source)
18-7

Advertisement

Table of Contents
loading

Table of Contents