Table of Contents
Advertisement
Bits
0
Field
TRM
Reset
R/W
Address
Figure 29-61. FCC Transmit Internal Rate Registers (FTIRRx)
Table 29-49 describes FTIRRx Þelds.
Bits
Name
0
TRM
Transmit mode.
0 External rate mode.
1 Internal rate mode.
1Ð7
Initial
The initial value of the internal rate timer. A value of 0x7F produces the minimum clock rate (BRG
Value
CLK divided by 128); 0x00 produces the maximum clock rate (BRG CLK divided by 1).
Figure 29-62 shows how transmit clocks are determined.
.
BRG CLK
Figure 29-62. FCC Transmit Internal Rate Clocking
Example:
Suppose the MPC8260 is connected to four 155 Mbps PHY devices and the maximum
transmission rate is 155 Mbps for the Þrst PHY and 10 Mbps for the rest of the PHYs. The
BRG CLK should be set according to the highest rate. If the system clock is 133 MHz, the
BRG should be programmed to divide the system clock by 362 to generate cell transmit
requests every 362 system clocks:
For the 155 Mbps PHY, the FTIRR divider should be programmed to zero (the BRG CLK
is divided by one); for the rest of the 10 Mbps PHYs, the FTIRR divider should be
programmed to 14 (the BRG CLK is divided by 15).
MOTOROLA
1
2
FCC1: 0x1131F (FTIRR1_PHY0), 0x1131D (FTIRR1_PHY1),
0x1131E (FTIRR1_PHY2), 0x1131F (FTIRR1_PHY3)
FCC2: 0x1133F (FTIRR2_PHY0), 0x1133D (FTIRR2_PHY1),
0x1133E (FTIRR2_PHY2), 0x1133F (FTIRR2_PHY3)
Table 29-49. FTIRRx Field Descriptions
PHY#0 Internal Rate Timer
PHY#1 Internal Rate Timer
PHY#2 Internal Rate Timer
PHY#3 Internal Rate Timer
(
´
(
133MHz
53 8
---------------------------------------------------- -
155.52Mbps
Chapter 29. ATM Controller
Part IV. Communications Processor Module
3
4
5
Initial Value
0000_0000
R/W
Description
´
)
)
=
362
6
7
PHY# 0 Tx Rate
PHY# 1 Tx Rate
PHY# 2 Tx Rate
PHY# 3 Tx Rate
29-89
Advertisement
Table of Contents
