ZiLOG eZ80 User Manual page 210

Hide thumbs Also See for eZ80:
Table of Contents

Advertisement

LD I, A
Load Interrupt Vector
Operation
I[7:0] ← A
Description
The CPU writes the contents of the accumulator, A, to the lower byte of the Interrupt Vec-
tor register, I[7:0].
Condition Bits Affected
None.
Attributes
Mnemonic Operand
LD
UM007714-0908
ADL Mode Cycle Opcode (hex)
I,A
X
2
ED, 47
®
eZ80
CPU
User Manual
201
CPU Instruction Set

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the eZ80 and is the answer not in the manual?

Questions and answers

Table of Contents