Sff-8067 Interface Registers - LSI Symbios SYM53C040 Technical Manual

Enclosure services processor
Table of Contents

Advertisement

Table 5.1

SFF-8067 Interface Registers

31
5-2
The SFF-8067 Interface register set allows observation and control of the
two SFF-8067 interface ports which are designated as port 0 and port 1.
The registers associated with port 0 occupy addresses 0xFC20 through
0xFC27 and the registers associated with port 1 occupy addresses
0xFC28 through 0xFC2F. To conserve space, the register descriptions
only appear once in this chapter. The two applicable locations are
separated by a slash (/), with the port 0 address listed first.
Table
5.1, the register map, summarizes the SFF-8067 registers in
graphical form.
16 15
Read Data (RDATA0)
Write Data (WDATA0)
Port Control/Status (PCST0)
Physical Address (PHAD0)
Live ESI (LESI0)
Manual Data Output (MDATA0)
Reserved
Read Data (RDATA1)
Write Data (WDATA1)
Port Control/Status (PCST1)
Physical Address (PHAD1)
Live ESI (LESI1)
Manual Data Output (MDATA1)
Reserved
SFF-8067 Registers
0 Port
Address
0
0xFC20
0
0xFC21
0
0xFC22
0
0xFC23
0
0xFC24
0
0xFC25
0xFC26–0xFC27
1
0xFC28
1
0xFC29
1
0xFC2A
1
0xFC2B
1
0xFC2C
1
0xFC2D
0xFC2E–0xFC2F

Advertisement

Table of Contents
loading

Table of Contents